# SATURN V

Simplex Models

# Laboratory Maintenance Instructions for LVDC

Volume II

Maintenance Data

(NASA-CR-124280) SATURN 5 LAUNCH VEHICLE DIGITAL COMPUTER VOLUME 2: MAINTENANCE DATA Laboratory Maintenance Instructions. (International Business Machines Corp.)

N73-73084

Unclas 00/99 17969

**Laboratory Maintenance Instructions** 

# SATURN V LAUNCH VEHICLE DIGITAL COMPUTER

Simplex Models
NASA Part No. 50M35010
IBM Part No. 6109030

955 L'Enfant Plaza North, S. C. 2010.

Contract NAS 8-11561



LATEST CHANGED PAGES SUPERSEDE THE SAME PAGES OF PREVIOUS DATE

Insert changed pages into basic publication. Destroy superseded pages.

**VOLUME II** 

MAINTENANCE DATA

# LIST OF EFFECTIVE PAGES

#### TOTAL NUMBER OF PAGES IN VOLUME II IS 230 CONSISTING OF THE FOLLOWING:

	_		
Page No.	Issue	Page No.	Issue
*Title	4 Jan 65 4 Jan 65	10-176 thru 10-180	Original
*i	4 Jan 65	*10-181 thru	
ii Blank	Original	10-184	
*iii • • • • • • • • • • • • • • • • • •	4 Jan 65	10-185	
iv thru v	Original	*10-186	4 Jan 65
vi Blank	Original	10-187 thru	
3-1 thru 3-9	Original	10-190	
*3-10	4 Jan 65	*10-191	
3-11 thru 3-12	Original	10-192	Original
4-1	Original		
*4-2	4 Jan 65		
4-3	Original 4 Jan 65		
4-5	Original		
4-6 Blank	Original	* &	
*5-1 thru 5-6	4 Jan 65		
*5-7 thru 5-8	- 0411 00		
Added	4 Jan 65		
6-1	Original		
6-2 Blank	Original		
7-1	Original		
7-2 Blank	Original		
8-1	Original		
8-2 Blank	Original		
9-1 thru 9-2	Original		
*9-3	4 Jan 65		
9-4 thru 9-7	Original		
9-8 Blank			
10-1 thru 10-153 .	Original	•	
*10-154 thru	4 T 65		
10-159	4 Jan 65		
10-160	·		
*10-161	4 Jan 65 Original		
*10-163 thru	Original		
10-169	4 Jan 65		
10-109		•	
*10-171			
10-172			
410 170	4 Ton 65		

\*The asterisk indicates pages changed, added, or deleted by the current change.

\*10-173 . . . . . . 4 Jan 65 10-174 . . . . . Original \*10-175 . . . . . 4 Jan 65

## VOLUME II OF II

**Laboratory Maintenance Instructions** 

# SATURN V LAUNCH VEHICLE DIGITAL COMPUTER

Simplex Models

NASA Part No. 50M35010

IBM Part No. 6109030

(International Business Machines Corporation

Contract NAS 8-11561

**VOLUME II** 

MAINTENANCE DATA

**30 NOVEMBER 1964** 

Technical Library, Bellcomm, Inc.

# LIST OF EFFECTIVE PAGES

INSERT LATEST CHANGED PAGES. DESTROY SUPERSEDED PAGES.

NOTE: The portion of the text affected by the changes is indicated by a vertical line in the outer margins of the page.

#### TOTAL NUMBER OF PAGES IN VOLUME II IS 228 CONSISTING OF THE FOLLOWING:

Page No.	Issue
Title	.Original
A	.Original
i	.Original
ii Blank	.Original
iii thru v	.Original
vi Blank	.Original
3-1 thru 3-12	.Original
4-1 thru 4-5	.Original
4-6 Blank	.Original
5-1 thru 5-5	.Original
5-6 Blank	Original
6-1	.Original
6-2 Blank	Original.
	.Original
7-2 Blank	.Original
8-1	,Original
8-2 Blank	.Original
9-1 thru 9-7	.Original
9-8 Blank	.Original
10-1 thru 10-192.	.Original

\*The asterisk indicates pages changed, added, or deleted by the current change.

## TABLE OF CONTENTS

Section	Title	Page
ш	INTERFACE AND ADJUSTMENTS	3-1
·	3-1. <u>Interface</u>	3-1 3-1
IV	TEST EQUIPMENT AND SPECIAL TOOLS	4-1
	4-1.       Test Equipment         4-2.       Standard Test Equipment         4-4.       Special Test Equipment         4-6.       Special Tools	4-1 4-1 4-1 4-1
V	PREPARATION FOR USE, STORAGE AND SHIPMENT	5-1
	5-1. Preparation for Use  5-2A. Inspection and Test  5-3. Preparation for Storage  5-5. Preparation for Shipment  5-7 General Computer Handling	5-1 5-4 5-4 5-5 5-7
VI	PREVENTIVE MAINTENANCE	6-1
VII	CHECKOUT	7-1
	7-1. Operating Test Procedures	7-1
VIII	TROUBLE ISOLATION	8-1
IX	REPAIR	9-1
	9-1. Repair	9-1
x	DIAGRAMS	10-1
•	10-1. Diagrams	10-1 10-2

# LIST OF ILLUSTRATIONS

Figure	Title	Page
3-1	Computer Connectors By Signal Function	3-1 3-2
3-2 3-3	Computer Interface Signals (8 Sheets)	3-2 3-10
3-3 3-4	Computer — Data Adapter Interconnection Block Diagram Computer and LVDC-ME Interconnection Block Diagram	3-10
3- <del>4</del> 3-5	Computer - ATOM Interconnection Block Diagram	3-11
<b>0</b> -0	Computer - A TOW Inter connection block blagfam	0-12
4-1	Standard Test Equipment Table	4-1
4-2	Special Test Equipment Table	4-2
4-3	Special Test Equipment	4-3
4-4	Special Tools Table	4-4
4-5	Special Tools	4-5
5–1	Reuseable Shipping Container	5-2
5-2	Removing Roll Chart from Shock Recorder	
5-3	Installing Roll Chart in Shock Recorder	5-3
5-4	Computer Lift Handle, Mounted	5-8
9-1	Laboratory Replaceable Assemblies	9-1
9-2	Computer, Partially Disassembled	9-2
9-3	Page Assembly Location Guide	9-3
9-4	Memory Handle Secured to Memory Assembly	9-6
10-1	Clock Drivers, Logic Diagram (4 Sheets)	10-4
10-2	Decoupling Capacitors (Channel 1), Logic Diagram	
10.0	(4 Sheets)	10-8
10-3	Delay Lines, Logic Diagram (2 Sheets)	10-12
10-4 10-5	Multiply-Divide Element, Logic Diagram (12 Sheets) Add-Subtract Element, Logic Diagram (4 Sheets)	10-14
10-6	Transfer Register Bits 10 – TRS and Control,	10-20
20-0	Logic Diagram (2 Sheets)	10-30
10-7	Memory Buffer Control and Parity Counter,	
	Logic Diagram (2 Sheets)	
10-8	Operation Code Register, Logic Diagram (4 Sheets)	
10-9	Timing Gate Generator, Logic Diagram (2 Sheets)	
10-10	Phase Generator, Logic Diagram (2 Sheets)	
10-11	Memory Module Registers, Logic Diagram (2 Sheets)	10-42
10-12	HOP Constant Serializer and Memory Read Latches,	10 44
10-13	Logic Diagram (2 Sheets)	10-44
10-13	Memory Error Detector, Logic Diagram (8 Sheets)	10-40
10-14	Transfer Register Bits 1 – 9, Logic Diagram (4 Sheets)	
10-15	Address Register and Memory Address Decoder.	10-00
10-10	Logic Diagram (4 Sheets)	10-62
10-17	Memory Sector Registers, Logic Diagram (2 Sheets)	
10-18	Hi-Y Memory Address Decoder, Logic Diagram	
•	(2 Sheets)	10-68

# Volume II

# LIST OF ILLUSTRATIONS (Cont)

Figure	Title	Page
10-19	Decoupling Capacitors (Channel 4), Logic Diagram (4 Sheets)	10-70
10-20	Operation Code Voters, Logic Diagram (4 Sheets)	10-74
10-21	Timing Gate and Operation Code Voters,	
	Logic Diagram (4 Sheets)	10-78
10-22	Timing and Add-Subtract Voters, Logic Diagram	
	(4 Sheets)	10-82
10 - 23	Timing Voters, Logic Diagram (4 Sheets)	10-86
10-24	Timing and Multiply-Divide Voters, Logic Diagram (4 Sheets)	10-90
10-25	Oscillator and Buffer, Logic Diagram (2 Sheets)	10-94
10-26	Clock Generator Timing Logic, Logic Diagram	01
-0 20	(4 Sheets)	10-96
10-27	Timing and Multiply-Divide Voters, Logic Diagram	-0 00
-0-21	(4 Sheets)	10-100
10-28	Multiply-Divide Voters, Logic Diagram (4 Sheets)	10-104
10-29	Decoupling Capacitors (Channel 5), Logic Diagram	
	(4 Sheets)	10-108
10-30	Memory Timing Voters, Logic Diagram (8 Sheets)	10-112
10-31	Memory Address Decoder Voters, Logic Diagram	<b>-</b>
	(8 Sheets)	10-120
10-32	Memory Buffer Registers, Logic Diagram (12 Sheets)	10-128
10-33	Address Register and Memory Module Register	
	Voters, Logic Diagram (4 Sheets)	10-140
10-34	Transfer Register and Memory Module Register	
	Voters, Logic Diagram (4 Sheets)	10-144
10-35	Transfer Register Voters, Logic Diagram (6 Sheets)	10-148
10-36	Memory Clock Driver and TCV, Logic Diagram	
	(2 Sheets)	10-154
10-37	Memory Sense Amplifiers, Logic Diagram (2 Sheets)	10-156
10-38	Memory Inhibit Drivers, Logic Diagram (2 Sheets)	10-158
10-39	Memory Y-Address Drivers, Logic Diagram	
	(4 Sheets)	10-160
10-40	Memory Hi-X Address Drivers, Logic Diagram	
	(4 Sheets)	10-164
10-41	Memory Lo-X Address Drivers, Logic Diagram	40 400
10.40	(2 Sheets)	10-168
10-42	X Memory Address Diode Matrix, Schematic Diagram	10 170
10.40	(2 Sheets)	10-170
10-43	Y Memory Address Diode Matrix, Schematic Diagram	10 170
10 44	(2 Sheets)	10-172
10-44	Memory Input-Output Panel, Schematic Diagram	10 174
10-45	(2 Sheets)	10-174
<b>10-4</b> 0		10-176
10-46	(4 Sheets)	10-176
±U- 40	ordinar Orrigin rust (o pheers)	TO- TOO

# LIST OF ILLUSTRATIONS (Cont)

Figure	Title	Page
10-47	Interconnection A1 Back Panel, List for LVDC	10-188
10-48	Interconnection A4 Back Panel, List for LVDC	10-189
10-49	Interconnection A5 Back Panel, List for LVDC	10-190
10-50	Computer, Rear View	10-191
10-51	Terminal Block Pin Identification, Channels 1, 4, and 5	

#### SECTION III

#### INTERFACE AND ADJUSTMENTS

#### 3-1. INTERFACE

3-2. Figure 3-1 shows the connector interface by function and the direction of signal flow relative to the computer. Figure 3-2 lists the computer interface signal names and functions alphabetically by connector number. Figure 3-3 is a functional block diagram which shows the interconnection of groups of similar signals between the computer and the data adapter. Figure 3-4 shows the interconnection of groups of similar signals between the computer and the LVDC-ME. Figure 3-5 shows the interconnection of groups of similar signals between the computer and the ATOM.

#### NOTE

All the channel reference designations (A1 through A3) have been left off the functional signal names in all diagrams in this section.

#### 3-3. ADJUSTMENTS

3-4. No adjustments are made on the computer.




Figure 3-1. Computer Connectors By Signal Function

NAME C	ONNECTOR	D T AI	FUNCTION
NAME C	ONNECTOR	PIN	FUNCTION
*A1V4M1		нн	CHANNEL 1, 6 VDC, MODULE 1 SWITCHING
*A2V4M1		J	CHANNEL 2, 6 VDC, MODULE 1 SWITCHING
*A3V4M1	A.	FF	CHANNEL 3. 6 VDC. MODULE 1 SWITCHING
*A1V4M2		ВВ	CHANNEL 1, 6 VDC, MODULE 2 SWITCHING
*A2V4M2	J1 📕		CHANNEL 2, 6 VDC, MODULE 2 SWITCHING
*A3V4M2	J1 ==1		CHANNEL 3, 6 VDC, MODULE 2 SWITCHING
*A1V4M3		AA	CHANNEL 1, 6 VDC, MODULE 3 SWITCHING
*A2V4M3	J1 III		CHANNEL 2, 6 VDC, MODULE 3 SWITCHING
*A3V4M3		I ·	CHANNEL 3, 6 VDC, MODULE 3 SWITCHING
*A1V4M4		CC	CHANNEL 1, 6 VDC, MODULE 4 SWITCHING
*A2V4M4	J1 ==(		CHANNEL 2, 6 VDC, MODULE 4 SWITCHING
*A3V4M4		EE	CHANNEL 3, 6 VDC, MODULE 4 SWITCHING
*A1V4M5	J1 = (		CHANNEL 1, 6 VDC, MODULE 5 SWITCHING
*A2V4M5 *A3V4M5	J1 =(		CHANNEL 2, 6 VDC, MODULE 5 SWITCHING
*A1V4M6	_ '	v 3G	CHANNEL 3, 6 VDC, MODULE 5 SWITCHING
* A2V4M6		K .	CHANNEL 1, 6 VDC, MODULE 6 SWITCHING CHANNEL 2, 6 VDC, MODULE 6 SWITCHING
*A3V4M6	. J1 = 1		CHANNEL 3, 6 VDC, MODULE 6 SWITCHING
*A1V4M7	J1 =		CHANNEL 1, 6 VDC, MODULE 7 SWITCHING
*A2V4M7	J1 "		CHANNEL 2, 6 VDC, MODULE 7 SWITCHING
*A3V4M7		DD	CHANNEL 3, 6 VDC, MODULE 7 SWITCHING
*A1V5M1		Y	CHANNEL 1, 12 VDC, MODULE 1 SWITCHING
*A2V5M1	J] =:		CHANNEL 2, 12 VDC, MODULE 1 SWITCHING
*A3V5M1	Ji 🗊		CHANNEL 3, 12 VDC, MODULE 1 SWITCHING
*A1V5M2	Jl 🖽	R	CHANNEL 1, 12 VDC, MODULE 2 SWITCHING
*A2V5M2	J1 (	G	CHANNEL 2, 12 VDC, MODULE 2 SWITCHING
*A3V5M2	J1 \	V	CHANNEL 3, 12 VDC, MODULE 2 SWITCHING
*A1V5M3	J1 (	C	CHANNEL 1, 12 VDC, MODULE 3 SWITCHING
*A2V5M3	Jl =		CHANNEL 2. 12 VDC. MODULE 3 SWITCHING
*A3V5M3		W	CHANNEL 3, 12 VDC, MODULE 3 SWITCHING
*A1V5M4		H	CHANNEL 1, 12 VDC, MODULE 4 SWITCHING
*A2V5M4		H	CHANNEL 2, 12 VDC, MODULE 4 SWITCHING
*A3V5M4		A	CHANNEL 3, 12 VDC, MODULE 4 SWITCHING
*A1V5M5	J1 = :		CHANNEL 1, 12 VDC, MODULE 5 SWITCHING
*A2V5M5	J1 E/		CHANNEL 2, 12 VDC, MODULE 5 SWITCHING CHANNEL 3, 12 VDC, MODULE 5 SWITCHING
*A3V5M5	J1 pl	D .	
*A1V5M6 *A2V5M6	, - '	F	CHANNEL 1, 12 VDC, MODULE 6 SWITCHING CHANNEL 2, 12 VDC, MODULE 6 SWITCHING
*A3V5M6		Ť	CHANNEL 3, 12 VDC, MODULE 6 SWITCHING
*A1V5M7		Ż	CHANNEL 1, 12 VDC, MODULE 7 SWITCHING
*A2V5M7	Ji =6		CHANNEL 2, 12 VDC, MODULE 7 SWITCHING
*A3V5M7	Ji i		CHANNEL 3, 12 VDC, MODULE 7 SWITCHING
INTRLK		N	LTE INTERLOCK FOR LTE USE ONLY
INTRLK		P	LTE INTERLOCK FOR LTE USE ONLY
SR01		Ε	SIGNAL RETURN, LINE O1 A2V5M1-A2V5M7
SR02	J1 1	M	SIGNAL RETURN, LINE 02 A2V4M1-A2V4M7
SR03		X	SIGNAL RETURN, LINE 03 A1V5M1-A1V5M7
SR04	J1 💷		SIGNAL RETURN, LINE 04 A3V5M1-A3V5M7
SR05	J1 =		SIGNAL RETURN, LINE 05 A3V4M1-A3V4M7
<b>S</b> R06	J1 =2		SIGNAL RETURN, LINE 06 A1V4M1-A1V4M7
SPARE	•	2	
SPARE		S	
SPARE	JI III		
SPARE	J1 =.		
SPARE	J1 □)	K	

NOTE \*DENOTES INPUTS TO COMPUTER + PINDICATES LOWER CASE LETTER

Figure 3-2. Computer Interface Signals (Sheet 1 of 8)

NAME	CONNECTOR	PIN		FUNCTION
*A1CSTN	J2	пK	CHANNEL 1,	SINGLE STEP CONTROL
*A2CSTN	J2	Ε	CHANNEL 2.	SINGLE STEP CONTROL
*A3CSTN	J2	K		SINGLE STEP CONTROL
*A1DIN	J2	ПM		MEMORY LOAD
*A2DIN	J2	□ A		MEMORY LOAD
*A3DIN	J2	L		MEMORY LOAD
A1HOPCIV	J2	R		HOP CONSTANT
A2HOPC1V	J2	нн		HOP CONSTANT
A3HOPC1V	J2	пI		HOP CONSTANT
*A1MCL	J2	ПC		MARGINAL CHECK LATE, STROBE CONTROL
*A2MCL	. J2	D		MARGINAL CHECK STROBE CONTROL
*A1MCN	J2	Ü		MARGINAL CHECK STROBE CONTROL
*AZMCN	J2	cc		MARGINAL CHECK STROBE CONTROL
A1MD7V	J2	пH		MULTIPLICAND DIVISOR REGISTER LATCH 7
A2MD7V	J2	N		MULTIPLICAND DIVISOR REGISTER LATCH 7
	J2			MULTIPLICAND DIVISOR REGISTER LATCH 7 MULTIPLICAND DIVISOR REGISTER LATCH 7
A3MD7V	J2	M F		MULTIPLIER REGISTER LATCH
A1MR1V .	J2	n T		MULTIPLIER REGISTER LATCH
A2MR1V				
A3MR1V	J2	пU		MULTIPLIER REGISTER LATCH
A10P1V	J2	J		OPERATION CODE REGISTER LATCH 1
A20P1V	J2	H		OPERATION CODE REGISTER LATCH 1
A30P1V	J2	G		OPERATION CODE REGISTER LATCH 1
A10P2V	J2	В		OPERATION CODE REGISTER LATCH 2
A20P2V	J2	C		OPERATION CODE REGISTER LATCH 2
A30P2V	J2	A ~ ~		OPERATION CODE REGISTER LATCH 2
A10P3V	J2	пP		OPERATION CODE REGISTER LATCH 3
A20P3V	J2	Z.		OPERATION CODE REGISTER LATCH 3
A30P3V	J2	пX		OPERATION CODE REGISTER LATCH 3
A10P4	. J2	S		OPERATION CODE REGISTER LATCH 4
A2OP4V	J2	ns nc		OPERATION CODE REGISTER LATCH 4
A30P4V	J2	шG		OPERATION CODE REGISTER LATCH 4
A1PROV	J2	пD		PRODUCT REMAINDER LATCH
A2PROV	J2	πV		PRODUCT REMAINDER LATCH
A3PROV	J2	EE		PRODUCT REMAINDER LATCH
*A1TER	J2	W		RESET MEMORY ERROR INDICATION
*A2TER	J2	пE		RESET MEMORY ERROR INDICATION
*A3TER	J2 ·	ΠM		RESETS MEMORY ERROR INDICATION
BRA14P	J2	DD		ISTER A, PARITY BIT ISTER B PARITY BIT
BRB14P	J2	¤В		
INTRLK	J2	пY		OCK FOR LIE USE ONLY
INTRLK	J2	ΠZ	CICNAL DET	OCK FOR LIE USE ONLY URN, DC REGULATED
SIGRET	J2	Р		
SIGRET	J2	X		URN DC REGULATED
SIGRET	J2 J2	Y		URN, DC REGULATED URN, REGULATED DC
SIGRET		BB FF		JRN, REGULATED DC
SIGRET SPARE	J2 . J2	T .	SIGNAL RET	JKN , REGULATED DC
- · ·		v ·		•
SPARE	J2	v ¤F		
SPARE	J2			
SPARE	J2	I J		
SPARE.	J2	пV		
SPARÉ	J2	пQ		•
SPARE	J2	¤R ^^		
SPARE	J2	AA		
SPARE	J2	GG		·,

NOTE \*DENOTES INPUTS TO COMPUTER, DINDICATES LOWER CASE LETTER

Figure 3-2. Computer Interface Signals (Sheet 2)

NAME	CONNECTOR PIN	FUNCTION
A1G5VN	U3 C	CHANNEL 1, TIMING SYNC FOR DATA ADAPTER
A2G5VN	J3 🖂 🖂	CHANNEL 2, TIMING SYNC FOR DATA ADAPTER
A3G5VN	J3	CHANNEL 3, TIMING SYNC FOR DATA ADAPTER.
A1PBVN A2PBVN	J3 □S J3 □A	CHANNEL 1, TIMING SYNC FOR DATA ADAPTER CHANNEL 2, TIMING SYNC FOR DATA ADAPTER
A3PBVN	J3 R	CHANNEL 3, TIMING SYNC FOR DATA ADAPTER
AlWDA	J3 □B	CHANNEL 1, TIMING SYNC FOR DATA ADAPTER
AZWDA	J3 K	CHANNEL 2. TIMING SYNC FOR DATA ADAPTER
A3WDA	. J3 N	CHANNEL 3. TIMING SYNC FOR DATA ADAPTER
AlxDA	J3 F	CHANNEL 1, TIMING SYNC FOR DATA ADAPTER
A2XDA	J3 J	CHANNEL 2, TIMING SYNC FOR DATA ADAPTER
A3XDA	J3 HH	CHANNEL 3. TIMING SYNC FOR DATA ADAPTER
AlyDA	. Јз - н	CHANNEL 1, TIMING SYNC FOR DATA ADAPTER
A2YDA	, J3 = H	CHANNEL 2, TIMING SYNC FOR DATA ADAPTER
A3YDA A1ZDA	J3 🗆 K	CHANNEL 3, TIMING SYNC FOR DATA ADAPTER
AZZDA	J3 G - J3 M	CHANNEL 1, TIMING SYNC FOR DATA ADAPTER CHANNEL 2, TIMING SYNC FOR DATA ADAPTER
A3ZDA	J3 ¤J	CHANNEL 3, TIMING SYNC FOR DATA ADAPTER
BOIN	J3 DD	2.048 MC TIMING
BO2N	J3 ¤F	2.048 MC TIMING
BO3N	- J3 □V	2.048 MC TIMING
INTRLK	J3 W	LTE INTERLOCK FOR LTE USE ONLY
INTRLK	73 <u>X</u>	LTE INTERLOCK FOR LTE USE ONLY
SR07	J3 E	SIGNAL RETURN, LINE 07-AIXDA
SR08 SR09	J3 L	SIGNAL RETURN, LINE 08-A2000A
SR10	J3 P J3 S	SIGNAL RETURN, LINE 09-A3PBVN. SIGNAL RETURN, LINE 10-A3YDA
SR11	J3 Z	SIGNAL RETURN, LINE 11-A2PBVN
SR12	J3 ¤C	SIGNAL RETURN, LINE 12-A1ZDA
SR13	J3 =D	SIGNAL RETURN. LINE 13-ALYDA
SR14	J3 □E	SIGNAL RETURN, LINE 14-A2XDA
SR15	J3 □G	SIGNAL RETURN, LINE 15-A2ZDA
SR16	J3 ¤I	SIGNAL RETURN, LINE 16-A3WDA
SR17	J3 ¤N	SIGNAL RETURN, LINE 17-A365VN
SR18 SR19	J3 □R	SIGNAL RETURN, LINE 18-A1G5N SIGNAL RETURN, LINE 19-A1WDA
SR20	J3 □T J3 □U	SIGNAL RETURN, LINE 19-A1WDA SIGNAL RETURN, LINE 20-B01N
SR21	J3 🖦	SIGNAL RETURN, LINE 21-BO2N
SR22	J3 ¤X	SIGNAL RETURN, LINE 22-A2YDA
SR23	J3 👊 Z	SIGNAL RETURN, LINE 23-A3ZDA
SR24	J3 CC	SIGNAL RETURN, LINE 24-A3XDA
SR25	J3 EE	SIGNAL RETURN, LINE 25-BO3N
SR26	J3 FF	SIGNAL RETURN, LINE 26-A3XDA
SR27	J3 GG	SIGNAL RETURN, LINE 27-A2G5VN
SPARE SPARE	J3 A J3 B	
SPARE	J3 D	
SPARE	. J3 T	
SPARE	J3 U	
SPARE	J3 V	
SPARE	. J3 Y	
SPARE	J3	
SPARE SPARE	J3 □Q J3 AA	
SPARE	J3 AA J3 BB	·
J. L. L.	35, 66	

NOTE \*DENOTES INPUTS TO COMPUTER, DINDICATES LOWER CASE LETTER

Figure 3-2. Computer Interface Signals (Sheet 3)

NAME	CONNECTOR	PIN	FUNCTION
A1AI3V	. J4 □	M	CHANNEL 1, ACCUMULATOR THIRD DELAY LATCH
A2AI3V	J4 🛚	1 Z	CHANNEL 2. ACCUMULATOR THIRD DELAY LATCH
VEIAEA	J4 🛚	1Q	CHANNEL 3, ACCUMULATOR THIRD DELAY LATCH
AlPIOV	. J4	GG	CHANNEL 1. PROCESS INPUT-OUTPUT
A2PIOV	J4	U	CHANNEL 2, PROCESS INPUT-OUTPUT
A3PIOV	J4	U	CHANNEL 3, PROCESS INPUT-OUTPUT
FP01		W	ERROR SIGNAL 01
EP02		ıR	ERROR SIGNAL 02
EP03	J4	Ť	ERROR SIGNAL 03
EP04	. J4	AA	ERROR SIGNAL 04
EP06		V	ERROR SIGNAL 06
EP07		ı N	ERROR SIGNAL 07
INTRLK		1G	LTE INTERLOCK FOR LTE USE ONLY
INTRLK		1H	LTE INTERLOCK FOR LTE USE ONLY
SR28	J4	Α	SIGNAL RETURN, LINE 28-EP06
SR29	•	В	SIGNAL RETURN, LINE 29-A1PIOV, A3PIOV
SR30		P	SIGNAL RETURN, LINE 30-A2AI3
SR31	J4	S	SIGNAL RETURN, LINE 31-EP03
SR32	J4	X	SIGNAL RETURN, LINE 32-EP01
SR33		Z	SIGNAL RETURN, LINE 33-THERM 1, THERM 2,
SR34		1P	SIGNAL RETURN, LINE 34-EPO7
SR35		1 S	SIGNAL RETURN, LINE 35-EPO2
SR36	J4	ВВ	SIGNAL RETURN, LINE 36-EP04
SR37		CC	SIGNAL RETURN, LINE 37-A3AI3V
SR38		нн	SIGNAL RETURN, LINE 38-A1AI3V
THERM1	J4	Y	THERMISTOR 1 LEAD 1
THERM2	•	Ď	THERMISTOR 1 LEAD 2
SPARE		Ē	
SPARE		F	•
SPARE		G	
SPARE		н	
SPARE		Ĵ	
SPARE		K	
SPARE	J4	L	
SPARE		M	
SPARE		N	•
SPARE	J4	R	
SPARE		1 A	
SPARE	J4 🖽	18	
SPARE	J4 🖽	1C	
SPARE	J4 🖽	1D	
SPARE	J4 🖽	ı E	
SPARE	J4 🖽	F	
SPARE	J4 🖽	ı I	
SPARE	J4 🛭	IJ	
SPARE		ιK	
SPARE		Ţ	•
SPARE		U	
SPARE		ı V	
SPARE		W	
SPARE		ΙX	
SPARE		ΙY	
SPARE		DD	
SPARE		ΕE	
SPARE	J4	FF	

NOTE \*DENOTES INPUTS TO COMPUTER. DINDICATES LOWER CASE LETTER

Figure 3-2. Computer Interface Signals (Sheet 4)

NAME	CONNECTOR	PIN		FUNCTI	ON	
VVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVV		PAAUJKRGBPAGNFOTSIHZNVEGBKLBOWADHSXOROYFJMXEFGMTUVWYDEH	CHANNEL 3, CHANNEL 1, CHANNEL 2, CHANNEL 1, CHANNEL 2, CHANNEL 3, CHANNEL 3, CHANNEL 3, CHANNEL 3, CHANNEL 3, CHANNEL 1, CHANNEL 2, CHANNEL 3, CHANNEL 1, CHANNEL 2, CHANNEL 3, CHANNEL 1, CHANNEL 2, CHANNEL 1, CHANNEL 1, CHANNEL 1, CHANNEL 2, CHANNEL 1, CHANNEL 1, CHANNEL 1, CHANNEL 1, CHANNEL 1, CHANNEL 2, CHANNEL 1, CHANNEL 1, CHANNEL 1, CHANNEL 1, CHANNEL 2, CHANNEL 1, CHANNEL 2, CHANNEL 1, CHANNEL 2, CHANNEL 1, CHANNEL 1, CHANNEL 2,	EVEN MEMORY EVEN MEMORY ODD MEMORY ODD MEMORY ODD MEMORY COMPUTER DA COMPUTER DA HALT SIGNAL LINERRUPT CO SIMULTANEOU SIMULTAN	ERROR ERROR ERROR ERROR ERROR TA INPUT TA INPUT TA INPUT TA INPUT  OMPUTER OMPUTER OMPUTER S MEMORY ER S MEMORY ER S MEMORY ER USE ONLY -EP10 -THERM3,THE -EP09 -EP11 -EP05 HALT, TLC, EP08 -DATAV FOR -EP13	ROR ROR

NOTE \*DENOTES INPUTS TO COMPUTER, "INDICATES LOWER CASE LETTER

Figure 3-2. Computer Interface Signals (Sheet 5)

NAME	CONNECTOR   PIN	FUNCTION
INTRLK INTRLK SR48 SR49 SR50 SR51 SR52 SR53 SR54 SR55 SR56 SR57 SR56 SR57 SR58 SR59 SR60 SR61 SR62 SR63	K L H N P R C D E F G J H I J K M D J 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	LTE INTERLOCK FOR LTE USE ONLY LTE INTERLOCK FOR LTE USE ONLY SIGNAL RETURN, LINE 48-V1 05 SIGNAL RETURN, LINE 49-V1 21 SIGNAL RETURN, LINE 50-V1 15 SIGNAL RETURN, LINE 51-V1 07 SIGNAL RETURN, LINE 51-V1 07 SIGNAL RETURN, LINE 52-V1 04 SIGNAL RETURN, LINE 53-V1 13 SIGNAL RETURN, LINE 54-V1 14 SIGNAL RETURN, LINE 55-V1 20 SIGNAL RETURN, LINE 55-V1 20 SIGNAL RETURN, LINE 56-V1 24 SIGNAL RETURN, LINE 57-V1 06 SIGNAL RETURN, LINE 59-V1 23 SIGNAL RETURN, LINE 59-V1 22 SIGNAL RETURN, LINE 60-V1 16 SIGNAL RETURN, LINE 60-V1 16 SIGNAL RETURN, LINE 61-V1 06 SIGNAL RETURN, LINE 62-V1 01 SIGNAL RETURN, LINE 62-V1 01 SIGNAL RETURN, LINE 63-V1 12
SR64 SR65 SR66 SR67 SR68 SR70 SR71 *V1 02 *V1 03 *V1 05 *V1 06 *V1 07 *V1 08 *V1 09 *V1 10 *V1 11 *V1 12 *V1 13 *V1 14 *V1 15 *V1 16 *V1 17 *V1 18 *V1 19 *V1 22 *V1 23 *V1 24 SPARE SPARE SPARE SPARE SPARE	DWXYEFGHABCDEFTUVWXYZASNPQRSZABCGMBTDJ6666ABCGMBTDJ5666ABCGMBTDJ5666ABCGMBTDJ5666ABCGMBTDJ5666ABCGMBTDJ5666ABCGMBTDJ5666ABCGMBTDJ5666ABCGMBTDJ5666ABCGMBTDJ5666ABCGMBTDJ5666ABCGMBTDJ5666ABCGMBTDJ5666ABCGMBTDJ5666ABCGMBTDJ5666ABCGMBTDJ5666ABCGMBTDJ566ABCGMBTDJ566ABCGMBTDJ566ABCGMBTDJ566ABCGMBTDJ566ABCGMBTDJ566ABCGMBTDJ566ABCGMBTDJ566ABCGMBTDJ566ABCGMBTDJ566ABCGMBTDJ566ABCGMBTDJ566ABCGMBTDJ566ABCGMBTDJ566ABCGMBTDJ566ABCGMBTDJ566ABCGMBTDJ566ABCGMBTDJ56ABCAABCGMBTDJ56ABCAAA	SIGNAL RETURN, LINE 64-V1 19 SIGNAL RETURN, LINE 65-V1 18 SIGNAL RETURN, LINE 66-V1 17 SIGNAL RETURN, LINE 67-V1 09 SIGNAL RETURN, LINE 68-V1 17 SIGNAL RETURN, LINE 69-V1 10 SIGNAL RETURN, LINE 70-V1 02 SIGNAL RETURN, LINE 71-V1 03 6 VDC, LINE 1 6 VDC, LINE 2 6 VDC, LINE 3 6 VDC, LINE 4 6 VDC, LINE 6 6 VDC, LINE 07 6 VDC, LINE 09 6 VDC, LINE 10 6 VDC, LINE 11 6 VDC, LINE 12 6 VDC, LINE 13 6 VDC, LINE 14 6 VDC, LINE 15 6 VDC, LINE 15 6 VDC, LINE 17 6 VDC, LINE 18 6 VDC, LINE 19 6 VDC, LINE 20 6 VDC, LINE 21 6 VDC, LINE 22 6 VDC, LINE 23 6 VDC, LINE 23 6 VDC, LINE 23 6 VDC, LINE 24

NOTE \*DENOTES INPUTS TO COMPUTER, DINDICATES LOWER CASE LETTER

Figure 3-2. Computer Interface Signals (Sheet 6)

NAME	CONNECTOR PIN	FUNCTION
*ETI-1	J7 E	ELAPSED TIME INDICATOR 1
*ETI-2	J7 F	ELAPSED TIME INDICATOR 2
INTRLK	J7 GG	LTE INTERLOCK FOR LTE USE ONLY
INTRLK	J7 HH	LTE INTERLOCK FOR LTE USE ONLY
SRMEM01	J7 A	MEMORY SIGNAL RETURN. LINE 01-V20BM1
SRMEM02	J7 B	MEMORY SIGNAL RETURN. LINE 02-V3MEM1
SRMEM02	J7 C	MEMORY SIGNAL RETURN. LINE 03-V1MEM1
SRMEM04	J7 D	MEMORY SIGNAL RETURN, LINE 04-V20AM1
SRMEM05	J7 U	MEMORY SIGNAL RETURN. LINE 05-V20BM2
SRMEMO6	J7 V	MEMORY SIGNAL RETURN, LINE .06-V3MEM2
SRMEMO7	J7 Y	MEMORY SIGNAL RETURN. LINE 07-V5MEM1
SRMEM08	J7 ¤B	MEMORY SIGNAL RETURN. LINE 0-V5MEM2
SRMEM09	J7 G	MEMORY SIGNAL RETURN. LINE 09-V20AM2
SRMEM10	J7 ¤Q	MEMORY SIGNAL RETURN LINE 10-VIMEM3
SRMEM11	J7 AA	MEMORY SIGNAL RETURN, LINE 11-VIMEM2
SRMEM12	J7 H	MENOR'S STORME WELDING TIME TIMENT
SR73	J7 □D	SIGNAL RETURN, LINE 73-V5 02
SR75	J7 J	SIGNAL RETURN, LINE 75-V5 01
SR76	J7 M.	SIGNAL RETURN, LINE 76-V20 01
SR77	J7 □G	SIGNAL RETURN. LINE 77-V20 02
SR78	J7	SIGNAL RETURN, LINE 78-V3 01, V3 02
SR79		SIGNAL RETURN, LINE 79-V3 03, V3 04
SR80	J7. □M	SIGNAL RETURN, LINE 80-V3 05, V3 08
SR82	J7 □X	SIGNAL RETURN, LINE 82-V3 09
SR83	J7 ¤Z	SIGNAL RETURN, LINE 83-V3 07, V3 10
SR85	J7 EE	SIGNAL RETURN, LINE 85-V3 06
*V1MEM1	J7 □R	6 VDC, LINE 01, MEMORY
*VIMEM2	J7 BB	6 VDC, LINE 02, MEMORY
*V1MEM3	J7 CC	6 VDC, LINE C3, MEMORY
*V20AM1	J7 □A	20 VDC, LINE 1, EVEN MEMORY
*V20BM2	J7 ¤N	20 VDC. LINE 02. ODD MEMORY
*V20BM1	J7 · W	20 VDC LINE 01 ODD MEMORY
*V20AM2	J7 □T	20 VDC, LINE 2, EVEN MEMORY
*V20 01	J7 L	20 VDC, LINE 01
*V20 02	J7 📭	20 VDC, LINE 02
*V3MEM1	J7 X	-3 VDC, LINE 01 MEMORY
*V3MEM2 *V3 01	J7	-3 VDC, LINE 02, MEMORY -3 VDC, LINE 01
*V3 01	J7 □H J7 N	-3 VDC, LINE 01
*V3 02 *V3 03	J7 P	-3 VDC, LINE 02
*V3 04	J7 R	-3 VDC, LINE 04
*V3 05	J7 S	-3 VDC, LINE 05
*V3 06	J7 🖦	-3 VDC, LINE 06
*V3 07	J7 =Y	-3 VDC, LINE 07
*V3 08	J7 ¤H	-3 VDC, LINE 08
*V3 09	J7 □W	-3 VDC, LINE 09
*V3 10	J7 FF	-3 VDC, LINE 10
*V5MEM1	J7 Z	12 VDC, LINE 01, MEMORY
*V5MEM2	J7 □S	12 VDC, LINE 02, MEMORY
*V5 01	J7 K	12 VDC, LINE 01
*V5 02	J7 □E	12 VDC, LINE 02
SPARE	J7 . T	
SPARE	J7 ¤C	
SPARE	J7 □U	
SPARE	J7 DD	

NOTE \*DENOTES INPUTS TO COMPUTER. "INDICATES LOWER CASE LETTER

Figure 3-2. Computer Interface Signals (Sheet 7)

NAME ***	CONNECTOR	PIN	-	- FUNC	TION		
AlAlV	J8	T	CHANNEL 1.	OPERAND A	DDRESS BIT	1	:
A2A1V	J8	пM	CHANNEL 2	OPERAND A	DDRESS BIT	1	
A3A1V	J8	пP	CHANNEL 3,	OPERAND A	ADDRESS BIT	1	
A1A2V	J8	DD	CHANNEL 1,	OPERAND A	DDRESS BIT	2	
A2A2V	J8	88	CHANNEL 29				
A3A2V	J8	AA	CHANNEL 3,				
A1A3V	J8	ΠN	CHANNEL 1.				
A2A3V	J8	CC	CHANNEL 2.				
A3A3V	J8	пQ	CHANNEL 3,				•
A1A4V	J8	FF	CHANNEL 1.				
A2A4V	J8	GG	CHANNEL 2.				
A3A4V	J8	ΠZ	CHANNEL 3,				
A1A5V	J8	R	CHANNEL 1.				
A2A5V	J8	□W	CHANNEL 2.				
A3A5V	J8	۵Ĵ	CHANNEL 3.				
A1A6V	J8	۵V	CHANNEL 1,				
A2A6V	J8	□ Y.	CHANNEL 2				•
A3A6V	J8	пK	CHANNEL 3.				
A1A7V	J	Α	CHANNEL 1,	OPERAND A	DDRESS BIT	7	
A2A7V	J8	Х	CHANNEL 2,			7	
A3A7V	J8	¤R	CHANNEL 3,	OPERAND A	DDRESS BIT	7	
A1A8V	J8	EE	CHANNEL 1,	OPERAND A	DDRESS BIT	8	
A2A8V	J8	нн	CHANNEL 2,	OPERAND A	DDRESS BIT	8	
A3A8V	J8	\$	CHANNEL 3,	OPERAND A	DDRESS BIT	8	
Ala9V	J8	Y	CHANNEL 1,	OPERAND A	DDRESS BIT	9	
A2A9V	J8	C	CHANNEL 2,				
A3A9V	J8	W	CHANNEL 3,	OPERAND A	DDRESS BIT	9	
Altrsv	J8	F	CHANNEL 1,	TRANSFER	REGISTER OF	JTPUT	
A2TRSV	J8	Ε	CHANNEL 2,				
A3TRSV	J8	D ,	CHANNEL 3,			JTPUT	
INTRLK	J8	K	LTE INTERLO				
INTRLK	78	L	LTE INTERLO				
SR86	J8	V	· ·			ADDRESS BITS	A1,A2,
		_	A3,A7, AND				
SR87	J8	Z				HANNELS 1,2,	
SR88	J8	ΠI				ADDRESS BITS	A4,A5,
CDADE		0	A6, AND A8	FOR CHANNI	ELS 1, 2 A	ND 3	
SPARE	J8	В					
SPARE	J8	G			•		
SPARE	J8	Н				·	
SPARE	J8	J				•	:
SPARE SPARE	78 78	M N					
SPARE	J8	P <sub>.</sub>					
SPARE	J8	Ū		,			-
SPARE	J8	□A					•
SPARE	J8	□B		,	,		
SPARE	J8	шC	•				1
SPARE	J8	пD					
SPARE	J8	ΠE				•	٠
SPARE	J8	□F					
						•	
		□G					
SPARE SPARE	J8 J8	□G □H	-		,		
SPARE	J8						
SPARE SPARE	J8 J8	□Н	·				·
SPARE SPARE SPARE	78 78 78	□H □S					
SPARE SPARE SPARE SPARE	8 8 8 8 8 8	□H □S □T		· .			

NOTE \*DENOTÉS INPUTS TO COMPUTER, "INDICATES LOWER CASE LETTER

Figure 3-2. Computer Interface Signals (Sheet 8)




Figure 3-3. Computer - Data Adapter Interconnection Block Diagram




Figure 3-4. Computer and LVDC-ME Interconnection Block Diagram




Figure 3-5. Computer - ATOM Interconnection Block Diagram

#### SECTION IV

TEST EQUIPMENT AND SPECIAL TOOLS.

#### 4-1. TEST EQUIPMENT.

- 4-2. STANDARD TEST EQUIPMENT.
- 4-3. The standard test equipment recommended to maintain the computer is listed in figure 4-1.
- 4-4. SPECIAL TEST EQUIPMENT.
- 4-5. The special test equipment required to maintain the computer is listed in figure
- 4-6. SPECIAL TOOLS.
- 4-7. The special tools recommended to maintain the computer are listed in figure 4-4.

Name	Model or Type	Vendor	
Differential Voltmeter	803-B	John Fluke Mfg. Co., Inc.	
Volt-Ohm-Ammeter	630- A	Triplett Electrical Instrument Co.	
Oscilloscope	585A	Tektronix, Inc.	
Oscilloscope Adapter	81	Tektronix, Inc.	
Oscilloscope Plug-In Unit	M	Tektronix, Inc.	

Figure 4-1. Standard Test Equipment Table

Name	Manufacturer's Designation	Index No. (Figure 4-3)	Description
Book Cart	IBM 6900039	3	Movable book case, used for storage of prime and test equipment manuals and logic diagrams.
Equipment Test Stand	IBM 6940100	2	Supports the computer and provides cooling air during test.
Launch Vehicle Digital Com- puter-Manual Exerciser	IBM 6902000 MD1	1	Used to test and evaluate computer operation.
Test Program Tape	IBM 6001225		Contains a program which, when loaded into the computer memory, permits the Launch Vehicle Digital Computer-Manual Exerciser to check each functional part of the computer that can be exercised by a program.

Figure 4-2. Special Test Equipment Table








Figure 4-3. Special Test Equipment

Name	Manufacturer's Designation	Index No. (Figure 4-5)	Description
Handling Dolly	IBM 658042		Supports computer while being maintained.
Lift Handles	IBM D-656101	3	Provide a means for handling and lifting the computer during general handling activity.
Memory Handle	IBM 658044	2	Used to disengage memory from its mating receptacle. Also recommended for general handling of memory.
Page Extractor	IBM 657922	1	Used to mechanically engage or disengage the page connector from its mating receptacle.
Test Point Adapter	Number to be supplied.		Use to provide access to test points on page assemblies.
Torque Tool Kit	Number to be supplied.		Contains special torque tools required for torquing those items replaced during laboratory maintenance.

Figure 4-4. Special Tools Table




Figure 4-5. Special Tools

#### SECTION V

#### PREPARATION FOR USE, STORAGE AND SHIPMENT

#### 5-1. PREPARATION FOR USE.

- 5-2. The computer is shipped in a reuseable shipping container (part number 6019994, figure 5-1). Included in the container, although not shown in figure 5-1, is a shock recorder (part number 6019637). To remove the computer from the container, proceed as follows:
- a. Turn pressure equalizer screw (on shipping container) two turns counterclockwise.
- b. Unlatch and remove container cover.
- c. Remove the four mounting bolts securing the computer to the container frame.

#### WARNING

The computer shall be lifted by at least two persons. Otherwise, a person may be injured or the computer damaged.

- d. Attach the lift handles to the computer, as described in paragraph 5-8; remove the computer from the container and place on a handling dolly or test stand. (Refer to section IV.)
- e. Reinstall the mounting bolts for safekeeping.
- f. Remove the shock recorder after removing the four socket head screws which attach it to its bracket; then replace socket head screws in bracket for safekeeping.
- g. Open the shock recorder.
- g1. Remove the spool that contains the recorded portion of chart paper (figure 5-2).

#### CAUTION

When removing chart paper, handle chart paper carefully. Cut (do not tear) the chart paper to detach recorded portion. The paper is pressure sensitive, and data may be obliterated by rough or excessive handling.

g2. Cut the chart paper, remove it from the spool, and replace the spool in the recorder.




Figure 5-1. Reuseable Shipping Container




Figure 5-2. Removing Roll Chart From Shock Recorder

#### NOTE

The recorder clock mechanism will operate until its spring mechanism has unwound. If the recorder is not to be used immediately, do not rethread the chart paper. Instead, tape the loose end of the chart paper to the writing plate. (See figure 5-2.) This procedure saves paper and protects the styluses which would otherwise rest on the hard surface of the plate.

- g3. Rethread the chart paper onto the takeup spool (figure 5-3), or tape the paper to the writing plate.
- g4. Close and latch the shock recorder.
- g5. Reinstall the shock recorder (handle side up) in the shipping container.
- g6. On a blank portion of the removed section of chart paper, record the

Government Bill of Lading Number


Receiving Location and Receiving Individual's Signature

Unit Name, Part Number, and Serial Number

Container Serial Number and Recorder Serial Number

Data and Local Time recorder was opened.







(B) FEED DIAGRAM

- (A) ROLL CHART PARTIALLY INSTALLED
- (C) ROLL CHART COMPLETELY INSTALLED

Figure 5-3. Installing Roll Chart in Shock Recorder

h. Ship removed section of chart paper to:

Saturn Programs Office, Department 839

IBM Space Guidance Center

Owego, New York, 13827

- h1. Use a vacuum cleaner to clean the interior of container if foreign material or debris is in the shipping container.
- i. Secure cover on shipping container; then store container for reuse.
- 5-2A. INSPECTION AND TEST.
- 5-2B. After the computer has been unpacked, proceed as follows:
- a. Examine the exterior of the computer for mechanical damage, noting any evidence of impact or other severe mechanical stress. Check for loose screws and broken or missing connector dust covers. If extensive abnormalities are noted, remove covers and inspect interior of the computer. (Refer to Section IX for disassembly instructions.)
- b. Remove and store connector dust covers.
- c. Perform an electrical checkout of the computer. (Refer to Technical Manual, Checkout Procedures for Saturn LVDC and LVDA.)
- 5-3. PREPARATION FOR STORAGE.
- 5-4. The computer is stored in a reuseable shipping container (part number 6019994, figure 5-1). The computer is prepared for storage as follows:
- a. Install dust covers (part number 6036037) on the eight computer connector jacks.
- a1. Unlatch and remove shipping container cover.
- a2. Use a vacuum cleaner to clean interior of container if foreign material or debris is in the shipping container.
- b. Remove mounting bolts from computer shipping container.
- b1. Attach lift handles to computer as described in paragraph 5-8.

#### WARNING

The computer shall be lifted by at least two persons. Otherwise, a person may be injured or the computer damaged.

- c. Place computer on container mounting frame and secure with mounting bolts. Tighten mounting bolts with a torque of 250 inch-pounds.
- d. Place 17 units of desiccant in receptacle provided.

#### NOTE

The 17 units of desiccant are packaged in three bags. The package part number, units of desiccant per package, and the quantity of each part number used are as follows:

IBM Part Number	No. of Units	Quantity Used
6019623	8 .	. 2
6019653	1	1

- e. Secure cover on shipping container.
- f. Turn pressure equalizer screw fully clockwise.

#### NOTE

During storage, the container humidity indicator should be checked at least once a week (more often if high humidity conditions prevail). If the "40" sector of the humidity indicator turns pink, the container dessicant should be replaced.

#### 5-5. PREPARATION FOR SHIPMENT.

- 5-6. The computer is shipped in a reuseable shipping container (part number 6019994, figure 5-1). Included in the container is a shock recorder (part number 6019637). The computer is prepared for shipment as follows:
- a. Install dust covers (part number 6036037) on the eight computer connector jacks.
- a1. Unlatch and remove container cover.
- b. Remove mounting bolts from computer shipping container.

#### WARNING

The computer shall be lifted by at least two persons. Otherwise, a person may be injured or the equipment damaged.

c. Place computer on container mounting frame and secure with mounting bolts. Tighten mounting bolts with a torque of 250 inch-pounds.

#### CAUTION

Verify that shock recorder styluses are marked "100 g". Otherwise, recorder will not be capable of recording excessive shock with accuracy.

- c1. Remove the shock recorder after removing the four socket head screws which attach the recorder to its bracket. Replace socket head screws in bracket for safe-keeping.
- c2. Open the shock recorder and check for damage.
- d. Thread roll chart onto takeup spool of shock recorder. (See figure 5-3.)
- d1. Close cover and strike recorder sharply against floor. Open cover and verify that all three styluses have made a discernable impression on the chart paper.

#### NOTE

A full roll of chart paper is long enough to record shock for a period of 60 half days (30 days). The numbers on the left-hand margin indicate the number of half days remaining on the roll. The mechanism is capable of running for eight days (16 half days). Verify that the number on the left-hand margin is 16 or greater at the point where recording starts. Reorder chart paper from the following address:

Electrical Standards, Dept. 331 Attention: Manager IBM Space Guidance Center Owego, New York, 13827

d2. On the chart paper record the

Government Bill of Lading Number

Sending Location and Sending Individual's Signature

Unit Name. Part Number and Serial Number

Container Serial Number and Recorder Serial Number

Date and Local Time recorder was started

#### NOTE

The chart paper is calibrated in A.M. and P.M. hours, but it is not necessary to align the paper with the local time. Simply write the local time at the point where the recorder was started.

- d3. Wind the shock recorder, and verify that the paper is moving and that all three styluses are tracking.
- d4. Close and latch the shock recorder, but do not lock the latch.
- e. Remove socket head screws from shock recorder mounting bracket.
- f. Install shock recorder on bracket, using socket head screws previously removed.
- g. Place 17 units of desiccant in receptacle provided.

#### NOTE

The 17 units of desiccant are packaged in three bags. The package part number, units of desiccant per package, and the quantity of each part number used are as follows:

IBM Part Number	No.	of Units	Quantity	Used
				· · · · · · · · · · · · · · · · · · ·
6019623		8	2	
6019653		1	. 1	•

- h. Secure cover on shipping container.
- Turn pressure equalizer screw fully clockwise.

#### 5-7. GENERAL COMPUTER HANDLING.

5-8. Computer lift handles (IBM Tool Number D-656101) are used for general handling of the computer. Two computer lift handles are needed for computer handling; one handle is mounted on the left side of the computer and the other handle is mounted on the right side of the computer. Mount the computer lift handles as shown in figure 5-4.




Figure 5-4. Computer Lift Handle, Mounted

## SECTION VI

## PREVENTIVE MAINTENANCE

No preventive maintenance is performed on the breadboard models.

## SECTION VII

#### CHECKOUT

# 7-1. OPERATING TEST PROCEDURES.

7-2. Instructions for testing the computer are located in the Saturn V Launch Vehicle Digital Computer and Data Adapter Checkout Procedures Laboratory Maintenance Instructions.

# SECTION VIII

# TROUBLE ISOLATION

This section is not applicable for breadboard equipments.

## SECTION IX

#### REPAIR

## 9-1. REPAIR.

- 9-2. Laboratory repair of the computer is limited to replacing page assemblies and toroid memory assemblies. Laboratory replaceable assemblies are listed in figure 9-1. The methods for replacing such assemblies are described in this section. The computer is mounted on an equipment test stand (IBM part number 6940100) during repair.
- 9-3. PAGE ASSEMBLY REPLACEMENT. (See figure 9-2.) The page assemblies are accessable after removing the computer logic cover. To replace a page assembly proceed as follows:
- a. Remove the logic cover by removing and storing the 14 mounting screws and washers located around the outer edge of the cover.
- b. Locate the page assembly to be replaced. (Refer to figure 9-3.)

## NOTE

Do not remove page assembly captive mounting screws from page assembly until after the page assembly is removed from computer.

Assembly	Location	Assembly	Location
6110211 6110212 6110213 6110214 6110215	A4A11 A4A12 A1A3, A2A3, A3A3 A1A7 A1A8	6110238 6110239 6110240 6110251	A1A20 A5A9, A5A10 A5A11 A1A4, A2A4, A3A4, A4A4
6110216 6110217 6110218 6110219 6110230 6110231	A1A9 A1A10 A1A5 A1A11 A1A12 A1A13	6110252 6111500 6125408 6125409 6125420	A5A3 A6A2, A6A3 A5A5 A5A6 A4A5, A4A6, A4A7, A4A8, A4A9,
6110232 6110233 6110234 6110235 6110236 6110237	A1A14 A1A15 A1A16 A1A17 A1A18 A1A19	6125423 6125424 6125425 6125426 6125427	A4A13, A4A14 A5A7, A5A8 A5A12 A5A13 A5A14 A5A15

Figure 9-1. Laboratory Replaceable Assemblies





Figure 9-2. Computer, Partially Disassembled



SPARE LOCATION

SPARE LOCATION, NOT USABLE BECAUSE OF COMPONENT OVERHANG

c. Unscrew the two page assembly captive mounting screws until free of mounting holes.

## NOTE

Remove page assemblies with a page insertionextraction tool (figure 4-4), hereafter referred to as extractor tool.

- d. Place extractor tool over top of page assembly; then push locking knob toward page assembly, thus locking tool to assembly.
- e. Squeeze extractor tool handle to its limit (disengaging page assembly connector); then pull page assembly straight out.

#### **CAUTION**

Hold page assembly firmly to safeguard dropping when releasing extractor tool.

- f. Release page assembly from extractor tool by pushing in the locking knob and moving knob away from page assembly.
- g. Remove and store mounting screws and associated fiber washers from page assembly.

#### NOTE

Page assembly removal is now complete. To install the replacement page assembly proceed with step h.

- h. Install previously removed page assembly mounting screws and fiber washers (IBM part numbers 6110636 and 6113634) in replacement page assembly.
- i. Place extractor tool over top of replacement page assembly; then push locking knob toward page assembly, thus locking tool to assembly.

## CAUTION

Verify that A side of page assembly faces downward when inserting page assembly into computer. Otherwise connector pins will not mate with receptacle.

j. Insert page assembly into proper computer logic channel location.

- k. Push in extractor tool locking knob; then move knob away from page assembly, thus releasing tool from page assembly.
- 1. Turn in the two page assembly mounting screws; then torque screws to 15 inchpounds.
- m. Secure computer logic cover by turning in cover mounting screws and washers (IBM part numbers 6072520 and 6048641); then, using the cross-over method, torque cover mounting screws to 10 inch-pounds.
- 9-4. TOROID MEMORY ASSEMBLY REPLACEMENT. (See figure 9-2.) The toroid memory is accessable after removal of the computer memory cover. To replace a toroid memory assembly proceed as follows:
- a. Remove the memory cover by removing and storing the 22 mounting screws and washers located around cover edge.

## NOTE

Memory assembly connectors mate with connectors J2 and J3 of memory mounting plate assembly.

## NOTE

The replacement of the toroid memory assembly is simplified by the use of the memory handle. (Refer to figure 4-4.)


When attaching memory handle to memory assembly, attach gripper marked CONNECTOR END to shoulder screws at connector end of memory assembly.

b. Slide memory handle grippers under four shoulder screws on top of memory assembly; then place tool keeper over memory handle shoulder screw, thus securing tool to assembly. (See figure 9-4.)

## **CAUTION**

Hold memory handle firmly to safeguard dropping memory assembly during removal of memory assembly mounting screws.

c. Remove and store the four memory assembly mounting screws and associated washers.



NOTE: PHANTOM AREA INDICATES MEMORY ASSEMBLY

Figure 9-4. Memory Handle Secured to Memory Assembly

# NOTE

The memory assembly connector is a rackand-panel type and will disengage from its mating receptacle on the memory distribution board as the memory assembly is lifted out.

- d. Pull on memory handle just enough to disengage memory assembly connector; then offset assembly enough to clear adjacent memory assembly and pull assembly straight out.
- e. Remove memory handle from memory assembly.

## NOTE

Toroid memory assembly removal is now complete. To install a replacement memory assembly proceed with step f.

## NOTE

When attaching memory handle to memory assembly, attach gripper marked CONNECTOR END to shoulder screws at connector end of memory assembly.

f. Slide memory handle grippers under four shoulder screws on top of replacement memory assembly; then place tool keeper over memory handle shoulder screw, thus securing tool to assembly. (See figure 9-4.)

## **CAUTION**

Hold memory assembly and memory handle firmly to safeguard dropping during installation.

- g. Insert replacement memory assembly into proper memory distribution board location; then verify that connector and receptacle are properly mated.
- h. Turn in memory assembly mounting screws with associated washers (IBM part numbers 6035770 and 6113635); then torque screws to 15 foot-pounds.
- i. Install memory cover and turn in mounting screws with associated washers (IBM part numbers 6076307 and 6048641); then using the cross-over method torque screws to 10 inch-pounds.

#### SECTION X

#### **DIAGRAMS**

## 10-1. DIAGRAMS.

10-2. The diagrams included in this section are the drawings required to maintain the computer. The drawings consist of the following:

- Figure 10-1. Clock Drivers Logic Diagram (4 Sheets)
- Figure 10-2. Decoupling Capacitors (Channel 1) Logic Diagram (4 Sheets)
- Figure 10-3. Delay Lines Logic Diagram (2 Sheets)
- Figure 10-4. Multiply-Divide Element Logic Diagram (12 Sheets)
- Figure 10-5. Add-Subtract Element Logic Diagram (4 Sheets)
- Figure 10-6. Transfer Register Bits 10-TRS and Control Logic Diagram (2 Sheets) Figure 10-7. Memory Buffer Control and Parity Counter Logic Diagram (2 Sheets)
- Figure 10-8. Operation Code Register Logic Diagram (4 Sheets)
- Figure 10-9. Timing Gate Generator Logic Diagram (2 Sheets)
- Figure 10-10. Phase Generator Logic Diagram (2 Sheets)
- Figure 10-11. Memory Module Registers Logic Diagram (2 Sheets)
- Figure 10-12. HOP Constant Serializer and Memory Read Latches Logic Diagram (2 Sheets)
- Figure 10-13. Memory Timing Logic Diagram (4 Sheets)
- Figure 10-14. Memory Error Detector Logic Diagram (8 Sheets)
- Figure 10-15. Transfer Register Bits 1-9 Logic Diagram (4 Sheets)
- Figure 10-16. Address Register and Memory Address Decoder Logic Diagram (4 Sheets)
- Figure 10-17. Memory Sector Registers Logic Diagram (2 Sheets)
  Figure 10-18. Hi-Y Memory Address Decoder Logic Diagram (2 Sheets)
- Figure 10-19. Decoupling Capacitors (Channel 4) Logic Diagram (4 Sheets)
- Figure 10-20. Operation Code Voters Logic Diagram (4 Sheets)
- Figure 10-21. Timing Gate and Operation Code Voters Logic Diagram (4 Sheets)
- Figure 10-22. Timing and Add-Subtract Voters Logic Diagram (4 Sheets) Figure 10-23. Timing Voters Logic Diagram (4 Sheets)
- Figure 10-24. Timing and Multiply-Divide Voters Logic Diagram (4 Sheets)
- Figure 10-25. Oscillator and Buffer Logic Diagram (2 Sheets)
- Figure 10-26. Clock Generator Timing Logic, Logic Diagram (4 Sheets)
- Figure 10-27. Timing and Multiply-Divide Voters Logic Diagram (4 Sheets)
- Figure 10-28. Multiply-Divide Voters, Logic Diagram (4 Sheets)
- Figure 10-29. Decoupling Capacitors (Channel 5) Logic Diagram (4 Sheets)
- Figure 10-30. Memory Timing Voters Logic Diagram (8 Sheets)
- Figure 10-31. Memory Address Decoder Voters Logic Diagram (8 Sheets)
- Figure 10-32. Memory Buffer Registers Logic Diagram (12 Sheets)
- Figure 10-33. Address Register and Memory Module Register Voters Logic Diagram (4 Sheets)

- Figure 10-34. Transfer Register and Memory Module Register Voters Logic Diagram (4 Sheets)
- Figure 10-35. Transfer Register Voters Logic Diagram (6 Sheets)
- Figure 10-36. Memory Clock Driver and TCV Logic Diagram (2 Sheets).
- Figure 10-37. Memory Sense Amplifiers Logic Diagram (2 Sheets)
- Figure 10-38. Memory Inhibit Drivers Logic Diagram (2 Sheets)
- Figure 10-39. Memory Y-Address Drivers Logic Diagram (4 Sheets)
- Figure 10-40. Memory Hi-X Address Drivers Logic Diagram (4 Sheets)
- Figure 10-41. Memory Lo-X Address Drivers Logic Diagram (2 Sheets)
- Figure 10-42. X Memory Address Diode Matrix Schematic Diagram (2 Sheets)
- Figure 10-43. Y Memory Address Diode Matrix Schematic Diagram (2 Sheets)
- Figure 10-44. Memory Input-Output Panel Schematic Diagram (2 Sheets)
- Figure 10-45. Memory Distribution Panel Schematic Diagram (4 Sheets) Figure 10-47. Interconnection A1 Back Panel, List for LVDC
- Figure 10-48. Interconnection A4 Back Panel, List for LVDC
- Figure 10-49. Interconnection A5 Back Panel, List for LVDC
- Figure 10-50. Computer, Rear View
- Figure 10-51. Terminal Block, Pin Identification, Channels 1, 4, and 5

## 10-3. SIGNAL TRACING.

10-4. Signals may be categorized into two groups:

- Signals that appear at the input-output connectors.
- Signals that originate in, and are used solely by, the computer.

Locating these two types of signals and finding points in the computer where they may be observed requires two different procedures.

10-5. TRACING INPUT-OUTPUT SIGNALS. These signals may be located by referring to the interface listing, figure 3-2. The signals may be checked by probing the A4 and A5 back panels at terminal blocks A4J1 through A4J4, and A5J5 through A5J8. (See figure 10-50.)

## NOTE

The A5J7 terminal block has the same pin layout as A4J4, with a different orientation.

The terminal blocks are directly wired to the input-output connectors and the terminal block pins have the same corresponding designation as the connector pins. To trace an input-output signal into the logic, refer to the interconnection back panel listings, figures 10-47 through 10-49. The signal can be found under the "Net Name" column.

#### NOTE

Signals originating outside the back panel (listing) being used, may require the reference designator prefix that is automatically assigned to all signals. Thus, if a signal cannot be found under the alphabetic portion of the listing, be sure to look under the portion of the listing which contains reference designator prefixes.

Once the signal is found in the listing, all the pin locations, by reference designator, are listed under the "Page-Pin" and "Bib-Pin" columns. The reference designator can then be used to find the signal in the logic. (See figures 10-1 through 10-35.)

#### NOTE

The reference designator for each MIB-logic diagram is located on the right hand margin, white symbols on a black background.

10-6. TRACING INTERNALLY GENERATED SIGNALS. These signals may be located by referring to the Signal-Origin List, figure 10-46. The signal-origin list refers the reader to the appropriate MIB-logic diagram by reference designator. (See figures 10-1 through 10-41.) On the MIB-logic diagram are references to test point locations on the logic page. If a signal is to be checked for which a test point is not provided, then one of the terminal blocks on the A4 or A5 back panels may make the desired signal available. (In addition, most of the channel 4 page pins are available from the rear of the A4 back panel.) Look up the signal name in the appropriate interconnection back panel listing and determine whether or not the signal goes to a terminal block. If the signal is used on both panels A1 (A2 and A3 also apply for redundant circuits) and A4, the listing will show a reference to a terminal block, reference designator A1EX or A4EX. (See figure 10-51 to identify pin locations.)

## NOTE

A one-to-one correspondence exists between pins on the A4 and A1 terminal blocks due to the printed circuit cables interconnecting the terminal blocks. (See figure 1-2.)

If the signal goes to a memory module from a location in channel 5, a reference to terminal blocks A5E3, A5E5, or A5E7 will occur. Some of these locations are available for probing. (See figure 10-51 to identify pin locations. Only the upper pins, rows A and B, are available for probing.) The points where signals appear on the memory module and memory distribution panel are illustrated in figures 10-44 and 10-45. These points are not available for probing.




Figure 10-1. Clock Drivers, Logic Diagram (Sheet 1 of 4)

# A1A3A




Figure 10-1. Clock Drivers, Logic Diagram (Sheet 2)




Figure 10-1. Clock Drivers, Logic Diagram (Sheet 3)






Figure 10-1. Clock Drivers, Logic Diagram (Sheet 4)





Figure 10-2. Decoupling Capacitors (Channel 1), Logic Diagram (Sheet 1 of 4)

Ala4a



	CONNECTOR PINS				
Pir	n	Signal	Pin	Signal	
	1	MSVB1	5.j	SIG RET	
	з	MSVB1	53	SIG RET	
l,	3 5 7	SIG RET	. 55	SIG RET	
	7	SIG RET	57	SIG RET	
	9	V4MOD3	59	SIG RET	
1	1	V3	61	SIG RET	
1.1	3	V3	63	V3	
1.	5	V3	65	V3	
1	7	V3	67	V3	
1.1	9	V4MOD6	69	V3	
2	1	V5	71	SIG RET	
2	3		73	V۱	
2.	5		75	V۱	
2		<del></del>	77	V١	
2	9	V4MOD2	79	V۱	
3	1	V١	81	SIG RET	
3	3	V١	83	SIG RET	
	5	V۱	85	SIG RET	
3	7	V۱	87	SIG RET	
1	9	V4MOD4	89	SIG RET	
4		SIG RET	91	SIG RET	
4		SIG RET	93	SIG RET	
4.		SIG RET	95	MS∨B2	
4		SIG RET	97	MS∨B2	
4	9	V4MOD5			
			L	)	

## NOTES:

- 1. See Glossary or Index for Signal Definitions
- See Logic Symbols Appendix for Definition of Logic Symbols
   Dotted Line (if any) Indicates Internal ULD
- Connection
- "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It

  5. Prefix Reference Designations as Follows: A1A4A

Figure 10-2.: Decoupling Capacitors (Channel 1), Logic Diagram (Sheet 2)






Figure 10-2. Decoupling Capacitors (Channel 1), Logic Diagram (Sheet 3)





# NOTES:

- 1. See Glossary or Index for Signal Definitions
- 2. See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotted Line (if any) Indicates Internal ULD Connection
- 4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
- 5. Prefix Reference Designations as Follows: A1A4B

Figure 10-2. Decoupling Capacitors (Channel 1), Logic Diagram (Sheet 4)





Figure 10-3. Delay Lines, Logic Diagram (Sheet 1 of 2)
10-12



		CONNECTOR PINS					
	Pin	Signal	Pin	Signal			
	1	WZ	51	ZN			
	3 5 7 9	SIG RET	53	PR ··			
	5	MRON	55	NU ·			
	7	MRO	57	AION			
			59	XN			
	11		61	NUN			
	13	V3	63				
	15		65	. Z2			
	17	ACCON	67	Y8			
	19	YN .	69	X3			
	21		71	A10			
	23	PQR *	73	· W7:			
1	25		75	1 1 1			
1	27	ACCO	77				
	29	MDON	79				
٠,	31	VI.	81				
	33 35	STP ·	83	MDO STPN			
	37		85 87	DL31			
1	39	PQRN	89	DL31 -			
	41	PRN	91	DL44			
	43	TRIN	93	• •			
	45		95	BON			
	47		97	V5			
	49		′′	• •			

#### NOTES:

- 1. See Glossary or Index for Signal Definitions
- See Logic Symbols Appendix for Definition of Logic Symbols
- Dotted Line (if any) Indicates Internal ULD Connection
- 4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
- 5. Prefix Reference Designations as Follows: A1A5A

Figure 10-3. Delay Lines, Logic Diagram (Sheet 2)

AlA5A




Figure 10-4. Multiply-Divide Element, Logic Diagram (Sheet 1 of 12)




Figure 10-4. Multiply-Divide Element, Logic Diagram (Sheet 2)




Figure 10-4. Multiply-Divide Element, Logic Diagram (Sheet 3) 10-16




Figure 10-4. Multiply-Divide Element, Logic Diagram (Sheet 4)




Figure 10-4. Multiply-Divide Element, Logic Diagram (Sheet 5) 10-18

# Ala8A




Figure 10-4. Multiply-Divide Element, Logic Diagram (Sheet 6)




Figure 10-4. Multiply-Divide Element, Logic Diagram (Sheet 7)




Figure 10-4. Multiply-Divide Element, Logic Diagram (Sheet 8)




Figure 10-4. Multiply-Divide Element, Logic Diagram (Sheet 9)




Figure 10-4. Multiply-Divide Element, Logic Diagram (Sheet 10)





Figure 10-4. Multiply-Divide Element, Logic Diagram (Sheet 11) 10-24



Connection

4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
5. Prefix Reference Designations as Follows: A1A9B

Figure 10-4. Multiply-Divide Element, Logic Diagram (Sheet 12)




Figure 10-5. Add-Subtract Element, Logic Diagram (Sheet 1 of 4) 10-26





Figure 10-5. Add-Subtract Element, Logic Diagram (Sheet 2)



## NOTES:

- See Glossary or Index for Signal Definitions
   See Logic Symbols Appendix for Definition of Logic Symbols
- Dotted Line (if any) Indicates Internal ULD Connection
- "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
- 5. Prefix Reference Designations as Follows: A1A10B

Figure 10-5. Add-Subtract Element, Logic Diagram (Sheet 3)




Figure 10-5. Add-Subtract Element, Logic Diagram (Sheet 4)




Figure 10-6. Transfer Register Bits 10-TRS and Control, Logic Diagram (Sheet 1 of 2)

### NOTES:

- 1. See Glossary or Index for Signal Definitions
- 2. See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotted Line (if any) Indicates Internal ULD Connection
- 4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It



CONNECTOR PINS




Figure 10-6. Transfer Register Bits 10-TRS and Control, Logic Diagram (Sheet 2)

12

13

14

PCV

CDS G6VN

28

29




Figure 10-7. Memory Buffer Control and Parity Counter, Logic Diagram (Sheet 1 of 2) 10-32




Figure 10-7. Memory Buffer Control and Parity Counter, Logic Diagram (Sheet 2)





Figure 10-8. Operation Code Register, Logic Diagram (Sheet 1 of 4) 10-34



	THRU PINS				
Pin	Signal	Pin	Signal		
1	OP3N	16	FCD		
2	OP1	17	PAV		
3	,	18	G6V		
		19			
5		20			
6	·	21	G5V		
6 7 8		22	G6VN		
8		23			
9		24	A9V		
10		25	A8V		
11		26			
12		27			
13		28	G5VN		
14		29	OPIN		
15		30			

	CONNECTOR PINS			
Pin	Signal Pin Signal			
1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47	Signal HOP OP2N OP1N HOYVN SIG RET V3 V1 TR12V V4MOD5 OP1 G1VN G4VN TR13V WN OP3N W6 X2 OP3 OP4N INTCV G7VN	51 53 55 57 61 63 65 67 77 77 81 83 85 87 89 91 93 95 97	Signal OP4 Y6 TR11V OP2 TR10V Z2 G1V VOYVN G2VN CSTV HOYV EXMN	
49				

### NOTES:

- See Glossary or Index for Signal Definitions
   See Logic Symbols Appendix for Definition
- of Logic Symbols

  3. Dotted Line (if any) Indicates Internal ULD Connection
- 4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It

  5. Prefix Reference Designations as Follows: A1A12A

Figure 10-8. Operation Code Register, Logic Diagram (Sheet 2)

Alal2a






Figure 10-8. Operation Code Register, Logic Diagram (Sheet 3)

# Alal2B





L	CONNECTOR PINS				
Pin	Signal	Pin	Signal		
2.	STON	52			
4	OP2V	54	l Y6		
6	A8∨	56	A9V		
8	OP4V	58			
10	SIG RET	60	TR5∨		
12	V3 ·	62	ļ		
14	V1	64			
16	PAV	66	TRI∨		
18	TTL,	68	SHF		
20	V4MOD5	70	TR6∨		
22	G5VN	72			
24	TR8∨	74			
26		76			
28	G5V	78			
30		80	TR2∨		
32		82	TR7∨		
34	G6V	84	G6VN		
36		86			
38	,	88			
40	TR9V	90			
42	OP3V	92	PIO		
44	TR4V	94			
46	TR3V	96			
48		98			
50					

	. THRU PINS					
Pin	Signal	Pin	Signal			
1 2 3 4 5 6 7 8 9 10 11 12 13	OP3N OP1	16 17 18 19 20 21 22 23 24 25 26 27 28	FCD PAV G6V G5V G6VN A9V A8V			
14 15		29 30	OPIN			

- 1. See Glossary or Index for Signal Definitions
- 2. See Logic Symbols Appendix for Definition
- of Logic Symbols

  3. Dotted Line (if any) Indicates Internal ULD Connection
- "N.U. Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
- 5. Prefix Reference Designations as Follows: A1A12B

Figure 10-8. Operation Code Register, Logic Diagram (Sheet 4)





Figure 10-9. Timing Gate Generator, Logic Diagram (Sheet 1 of 2)

A1A13A



	CONNECTOR PINS				
ĺ	Pin	Signal	Pin	Signal	
	1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 44 45	G2 G2N G1VN G3N G3 G2V G4N G3VN G6VN G4 G4VN G5VN A	51 53 55 57 61 63 65 67 77 79 81 83 85 87 89 91 93 95 97	Signal  AN G5N G1N G7V G1 G5 G4V G6 AV G5V G6N G7N G7	
	49				

	THRU PINS				
Pin	Signal	Pin	Signal		
1 2 3	G1V G7VN	16 17 18 19	G2VN G3V AVN		
2 3 4 5 6 7 8		20 21 22 23	V1 W7		
9 10 11	<b>∨</b> 3	24 25 26	V4MOD1		
12 13 14		27 28 29	SIG RET		
15		30	Y5		

- 1. See Glossary or Index for Signal Definitions
- 2. See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotted Line (if any) Indicates Internal ULD
- Connection
  4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
  5. Prefix Reference Designations as Follows: A1A13A

Figure 10-9. Timing Gate Generator, Logic Diagram (Sheet 2).






Figure 10-10. Phase Generator, Logic Diagram (Sheet 1 of 2) 10-40

A1A13B





L	CONNECTOR PINS				
Pin	Signal	Pin	Signal		
2 4 6 8 10		52 54 56 58 60	V1 PBN PCVN		
12 14 16 18	W7 PAV G3V	62 64 66 68			
20 22 24 26		70 72 74 76	PA G2VN G7VN		
28 30 32 34 36	TBC:	78 80 82 84 86	V3 SIG RET AVN PBV PAN		
38 40 42 44 46 48 50	PAVN PB PCV	88 90 92 94 96 98	GIV PBVN Y5 PCN V4MOD1 PC		

	THRU PINS				
Pin.	Signal	Pin	Signal		
1 2 3 4 5 6 7	G1V G7VN	16 17 18 19 20 21	G2VN G3V AVN		
8 9 10 11 12 13	V3	22 23 24 25 26 27 28 29	W7 V4MOD1 SIG RET		
15		30	_Y5		

- 1. See Glossary or Index for Signal Definitions
- See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotted Line (if any) Indicates Internal ULD Connection
- 4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate it
- 5. Prefix Reference Designations as Follows: A1A138

Figure 10-10. Phase Generator, Logic Diagram (Sheet 2)




Figure 10-11. Memory Module Registers, Logic Diagram (Sheet 1 of 2) 10-42




Figure 10-11. Memory Module Registers, Logic Diagram (Sheet 2)




Figure 10-12. HOP Constant Serializer and Memory Read Latches, Logic Diagram (Sheet 1 of 2)




Figure 10-12. HOP Constant Serializer and Memory Read Latches, Logic Diagram (Sheet 2)




Figure 10-13. Memory Timing, Logic Diagram (Sheet 1 of 4)




Figure 10-13. Memory Timing, Logic Diagram (Sheet 2)




Figure 10-13. Memory Timing, Logic Diagram (Sheet 3) 10-48




Figure 10-13. Memory Timing, Logic Diagram (Sheet 4)




Figure 10-14. Memory Error Detector, Logic Diagram (Sheet 1 of 8) 10-50




Figure 10-14. Memory Error Detector, Logic Diagram (Sheet 2)




Figure 10-14. Memory Error Detector, Logic Diagram (Sheet 3)




Figure 10-14. Memory Error Detector, Logic Diagram (Sheet 4)




Figure 10-14. Memory Error Detector, Logic Diagram (Sheet 5) 10-54




Figure 10-14. Memory Error Detector, Logic Diagram (Sheet 6)




Figure 10-14. Memory Error Detector, Logic Diagram (Sheet 7) 10-56




Figure 10-14. Memory Error Detector, Logic Diagram (Sheet 8)





Figure 10-15. Transfer Register Bits 1-9, Logic Diagram (Sheet 1 of 4) 10-58



	CONNECTOR PINS			
Pin	Signal	Pin	Signal	
Pin  1 3 5 7 9 11 13 15 17 19 21 23 25 27 29	Signal SIG RET	Pin 51 53 55 57 59 61 63 65 67 69 71 73 75 77	Signal  BRB1  BRA1  Aliv  G6VN  RUNV  G7V  TRIN  MD2V  GIV  SRIR  PAV  DIN  RUNVN	
31 33 35 37 39 41 43 45 47	V1 BRB2 BRA3 BRA2 BRB3	81 83 85 87 89 91 93 95 97	PBVN PCV GIVN G7VN V4MOD2 TR1 TR2 W6 STO	


	THRU PINS				
Pin	Signal	Pin	Signal		
ا ر	SIG RET	16	TR3DN		
2	TR3D	17	-3VDC(V3)		
3	TR7	18	Y4		
4	TR5	19	X8		
5	TR4	20			
6 7	TR9	21	VI		
	V4	22			
8	TR6	23			
9		24	CLTR		
10		25	TBR .		
11		26	MBOV		
12		27	SRTR		
13		28	Z2		
14		29	MAOV		
15		30			

#### NOTES:

- 1. See Glossary or Index for Signal Definitions
- 2. See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotted Line (if any) Indicates Internal ULD Connection
- 4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate it
  5. Prefix Reference Designations as Follows: A1A18A


Figure 10-15. Transfer Register Bits 1-9, Logic Diagram (Sheet 2)

Alal8A



4


Figure 10-15. Transfer Register Bits 1-9, Logic Diagram (Sheet 3)



N	0	T	E	S	

- See Glossary or Index for Signal Definitions
   See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotten Line (if any) Indicates Internal ULD Connection
- 4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
  5. Prefix Reference Designations as Follows: A1A18B

	CONNECTOR PINS			
Pin	Pin Signal Pin Signal		Signal	
2	TR6	52	Y4	
6	TR4	54	BRA7 .	
6	SRTR	56	BRA8	
8		58	BRA9	
10		60	BRB9	
12		62	AVN	
14		64	EXMVN	
16	TR5	66	X5	
18		86	TBR	
20		70	BRB7	
22		72	BRB8	
24	X8	74.	TR8	
26	BRA4	76		
28	BRA5	78		
30	MAOV ·	80	TR7	
32	BRB5	82	TR9DN	
34	BRA6	84		
36	G5V	86	TR9	
38		88		
40	CLTR	90		
42	BRB6	92	]	
44	MBOV	94	TR9D	
46	BRB4	96	W6	
48	INTV	98	Z2	
50	G3VN			



THRU PINS						
Pin	_ Signal	Pin	Signal			
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	SIG RET TR3D TR7 TR5 TR4 TR9 V4MOD2 TR6	16 17 18 19 20 21 22 23 24 25 26 27 28 29	TR3DN V3 V4 X8 V1 - CLTR TBR MBOV SRTR Z2 MAOV			

Figure 10-15. Transfer Register Bits 1-9, Logic Diagram (Sheet 4)








Figure 10-16. Address Register and Memory Address Decoder, Logic Diagram (Sheet 1 of 4)









CONNECTOR PINS					
Pin	Signal	Pin	Signal		
1	AX6N	51			
3	AX4N	53	Y4		
5	A3V	55	DS4		
3 5 7 9		57	A8		
9	SIG RET	59	IS4		
111	V3	61	ZI		
13	AX2N	63			
15		65	TR1V		
17	AX7N	67			
19	V4MOD6	69	TR6V		
21	AX3N	71	A3		
23	TR8∨	73	Α9		
25	AXIN	75			
27	A2V	77			
29	AIV	79	TR2∨		
31	AX5N	81	TR7V		
33	EXMDN	83	G6VN		
35	AXON	85	A7		
37		87			
39	TR9V	89			
41	EXMV	91			
43	Al	93			
45	A2	95			
47	V1	97			
49					

Alal9A

THRU PINS					
Pin	Signal	Pin	Signal		
1 2 3		16 17 18	\$4		
2 3 4 5 6 7 8		19 20 21	TA		
7		22 23	S4N		
. 9 10 11		24 25 26	GIV A7N EXMV		
12 13		27 28			
14 15		29 30	A8N		

- See Glossary or Index for Signal Definitions
   See Logic Symbols Appendix for Definition
- See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotted Line (if any) Indicates Internal ULD Connection
- 4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
- 5. Prefix Reference Designations as Follows: A1A19A

Figure 10-16. Address Register and Memory Address Decoder, Logic Diagram (Sheet 2)





Figure 10-16. Address Register and Memory Address Decoder, Logic Diagram (Sheet 3)

4





5. Prefix Reference Designations as Follows: A1A19B

Figure 10-16. Address Register and Memory Address Decoder, Logic Diagram (Sheet 4)




Figure 10-17. Memory Sector Registers, Logic Diagram (Sheet 1 of 2) 10-66




Figure 10-17. Memory Sector Registers, Logic Diagram (Sheet 2)




Figure 10-18. Hi-Y Memory Address Decoder, Logic Diagram (Sheet 1 of 2) 10-68




Figure 10-18. Hi-Y Memory Address Decoder, Logic Diagram (Sheet 2)





Figure 10-19. Decoupling Capacitors (Channel 4), Logic Diagram (Sheet 1 of 4) 10-70

A4A3A



Pin	Signal	Pin	Signal
1	MSVB1	51	SIG RET
3	MS∨B1	53	SIGRET
3 5 7	SIG RET	55	SIG RET
7	SIG RET	57	SIG RET
9	A2V5MOD5	:59	SIG RET
11	V3	16	SIG RET
13	V3	63	V3
15	∨3	65	V3
17	V3	67	V3
19	A3V5MOD1	69	V3
21	V5	71	SIG RET
23	V5	. 73	V1
25	V5	75	٧ì
27	V5	77	V1
29	A3V5MOD3	79	VI
31	VI	81 .	SIG RET .
33	V1	83	SIG RET
35	V1	85	SIG RET
37	١٧	87	SIG RET
39	A3V5MOD4	89	SIG RET
41	SIG RET	91	SIG RET
43	SIG RET	93	·SIG RET
45	SIG RET	95	MS∨B2
47	SIG RET	97	MS∨B2
49	A3V5MOD5		·

CONNECTOR PINS

- 1. See Glossary or Index for Signal Definitions
- 2. See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotted Line (if any) Indicates Internal ULD Connection
  "N.U." Indicates that ULD is Not Installed
- although Page is "Wired" to Accommodate It
- 5. Prefix Reference Designations as Follows: A4A3A

Figure 10-19. Decoupling Capacitors (Channel 4), Logic Diagram (Sheet 2)





Figure 10-19. Decoupling Capacitors (Channel 4), Logic Diagram (Sheet 3) 10-72

A4A3B



	CONNEC	TOR F	PINS
Pin	Signal	Pin	Signal
2	V3	52	∨3
4	∨3	54	V3
6	V3	56	V3
8	V3	58 ,	A I V 5MOD5
10	A2V5MOD4	60	V1.
12	V١	62	V1
14	V1	64	V1
16	V1	66	V.1
18	<b>∀1</b>	68	SIG RET
20	SIG RET	70	SIG RET
22	SIG RET	72	SIG RET
24	SIG RET	74	SIG RET
26	SIG RET	76	SIG RET
28	SIG RET	78 °	A IV5MOD4
30	٧١	80	V5
32	<b>∨</b> 1	82	V5 ,
34	V1	84	V5
36	V1	86	∨5
38	A2V5MOD3	88	A1V5MOD3
40	SIG RET	90	∨20
42	SIG RET	92	∨20
44	SIG RET	94	V20 .
46	SIG RET	96	∨20 ·
48	A2V5MOD1	98	A1V5MOD1
50	∨3		

- See Glossary or Index for Signal Definitions
   See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotted Line (if any) Indicates Internal ULD
- Connection

  4. "N.U. Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
- 5. Prefix Reference Designations as Follows: A4A3B

Figure 10-19. Decoupling Capacitors (Channel 4), Logic Diagram (Sheet 4)





Figure 10-20. Operation Code Voters, Logic Diagram (Sheet 1 of 4) 10-74



3	Signal A3V4M0D5 A2V5M0D5	Pin 51 53	Signal
3 5	A2V5M0D5	52	
5	A2V5M0D5	Jo	
		55	
7		57	
9	A1PIO	59	AISTON
11 .	A1V5M0D5	61	V3
13	V3	63	VI
15	٧ı	65	SIG RET
17	SIG RET	67	A1PIOV
19		69	
21	A1H0PV	71	
23		73	<b>∨</b> 3
25		75	VI
27		77	
29	A3V5M0D5	79	AISHFV
31	A2V5M0D5	81	l l
33	A 1V5M0D5	83	A1W4
35	AIXI	85	SIG RET
37		87.	
39		89	
1 ' 1	A1H0P	91	AISHF
1	A3V5M0D5	93	
1	A2V5M0D5	95	AISTOVN
	A1V5M0D5	97	
49	A IW4		

- See Glossary or Index for Signal Definitions
   See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotted Line (if any) Indicates Internal ULD Connection
- "N. U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
   Prefix Reference Designations as Follows: A4A5A

	THRU PINS				
Pin	Signal	Pin	Signal		
_		16	·		
1 2 3 4 5 6 7 8	SIG RET	17			
3	V1 .	18			
4	V3	. 19			
5		20	·		
6		21			
7		22			
8	SIG RET	23			
9	V1	24			
10	V3 .	25			
11		26			
12		27			
13	SIG RET	28			
14	VI	29	l		
15	V3	30			

Figure 10-20. Operation Code Voters, Logic Diagram (Sheet 2)





Figure 10-20. Operation Code Voters, Logic Diagram (Sheet 3)





	CONNECTOR PINS			
Pin	Signal	Pin	Signal	
2	NUI	52		
4	NU2	54	,	
6	NU3	56	i	
8	A10P3	58		
10		60	A10P2VN	
12		62	A10P3N	
14	A1W4	64	,	
16	A10P3VN	66	1	
18		68	A10P2N	
20		70	1	
22	A10P2	72		
24		74	A1W4	
26		76	l l	
28	AIW4	78	A1W4	
30		80	A1V5M0D5	
32	A10P2V	82 .	A2V5M0D5	
34		84	A3V5M0D5	
36 38		86		
40	A10P3∨	88 90	A10P1VN	
42	Alursy	90	AIOPIN	
44		94	AIDFIN	
46	A10P1V	96		
48	Aluriv	98	į į	
50	A10P1	70		

	THRU PINS				
Pin	Signal	Pin	Signal		
1 2 3 4 5 6 7 8	SIG RET VI V3 SIG RET	16 17 18 19 20 21 22 23	A3V5M0D5 NU1 NU2 NU3		
9 10 11 12 13 14 15	V1 V3 SIG RET V1 V3	24 25 26 27 28 29 30	A 1V5M0D5		

- 1. See Glossary or Index for Signal Definitions
- See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotted Line (if any) Indicates Internal ULD Connection
- "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate it
   Prefix Reference Designations as Follows: A4A5B

Figure 10-20. Operation Code Voters, Logic Diagram (Sheet 4)





Figure 10-21. Timing Gate and Operation Code Voters, Logic Diagram (Sheet 1 of 4) 10-78

A4A6A



	CONNEC	TOR P	INS
Pin	Signal	Pin	Signal
1	A3V5M0D1	51	
3 5 7	ł	53	l
5	A2V5M0D1	55	
7		57	
9.	A1G6	59	AIG3N
11.	A1V5M0D1	61	V3
13	V3	63	VI
15	V1	65	SIG RET
17	SIG RET	67	A1G6V
19		69	
21	A1G7VN	71	
23	ĺ	73	<b>∀</b> 3
25		75	V1 .
27		77	
29	A3V5M0D1	79	A1G6VN
31	A2V5M0D1	81	
33	A1V5M0D1	83	A1Y2
35	A1Y2	85	SIG RET
37		87	1
39		89	
41	AIG7N	91	A1G6N
43	A3V5M0D1	93	
45	A2∨5M0D1	95	A1G3VN
47	A1∨5M0D1	97	
49	A 1Y2		

- See Glossary or Index for Signal Definitions
   See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotten Line (if any) Indicates Internal ULD Connection
- "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
- 5. Prefix Reference Designations as Follows: A4A6A

	THRU P	INS	
Pin	Signal	Pin	Signal
1		16	
2	SIG RET	17	
3	VI	18	
2 3 4 5 6 7	V3	19	
5		20	
6		21	
7	· '	22	
8	SIG RET	23	
9	V١	24	
10	V3	25	
11		26	
12		27	
13	SIG RET	28	
14	<b>∨1</b>	29	
15	V3	30	

Figure 10-21. Timing Gate and Operation Code Voters, Logic Diagram (Sheet 2)






Figure 10-21. Timing Gate and Operation Code Voters, Logic Diagram (Sheet 3) 10-80



A4A6B

THRU PINS				
Pin	Signal	Piń	Signal	
1		16	A3V5M0D5	
2	SIG RET	17	NUI	
3	V1	18	NU2	
4	V3	19	NU3	
4 5 6 7		20		
6		21		
7		22		
8	SIG RET	23	A2V5M0D5	
9	V1	24		
10	V3	25		
11		26		
12		27		
13 -	SIG RET	28		
14	VI	29		
15	V3	30	A1V5M0D5	



NU

NU

2 NU 14 (20)

**g** NU

113

410P4 (66) (64)

- 1. See Glossary or Index for Signal Definitions
- 2. See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotted Line (if any) Indicates Internal ULD Connection
- 4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
- 5. Prefix Reference Designations as Follows: A4A6B

Figure 10-21. Timing Gate and Operation Code Voters, Logic Diagram (Sheet 4)





Figure 10-22. Timing and Add-Subtract Voters, Logic Diagram (Sheet 1 of 4) 10-82



	CONNEC	TOD 0	12.15
	CONNEC		11/15
Pin	Signal	Pin	Signal
ı	A3V5MOD1	51	
	1	53	l i
3 5 7 9	A2V5MOD1	55	1
7		57	
9	ÁIGI	59	A1ACC1.
11	AIV5MODI	61	V3
13	V3	63	V۱
15	Vì	65	SIG RET
17	SIG RET	67	AIGIV
19	ŀ	69	
21	A1G2VN	71	
23		73	V3
25		75.	V1
27		77	1,,,,,,,
29 31	A3V5MOD1	79	AIGIVN
33	A2V5MOD1 A1V5MOD1	81 83	A1Z2
35	A2Y2	85	SIG RET
37	7212	87	310 KLI.
39		89	
41	A1G2N	91	AIGIN
43	A3V5MOD3	93	
45	A2V5MOD3	95	AIACCIV
47	A1V5MOD3	97	
49	A2Y2		

- See Glossary or Index for Signal Definitions
   See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotted Line (if any) Indicates Internal ULD Connection
- "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
- 5. Prefix Reference Designations as Follows: A4A7A

	THRU P	INS	
Pin	Signal	Pin	Signal
1		16	
1 2 3 4 5 6 7 8	SIG RET	17	
3	VI	18	·
4	V3	19	
5		20	
6		21	
7		22	
8	SIG RET	23	
9	VI	24	
10	V3	25	
11		26	-
12		27	
13	SIG RET	28	
14	VI	29	
15	V3	30	

Figure 10-22. Timing and Add-Subtract Voters, Logic Diagram (Sheet 2)





Figure 10-22. Timing and Add-Subtract Voters, Logic Diagram (Sheet 3) 10-84

A4A7B



	CONNECTOR PINS			
Pin	Signal	Pin	Signal	
2	NUI	52	·	
4	NU2	54		
6	NU3	56		
8	AIAII	58		
10		60	A1AI2V	
12		62	A1AI3N	
14	A2Y2	64		
16	A1AI3VN	66		
18		68	A1AI2	
20		70		
22	A1AI3	72	\ \ \ \\	
24		74	A2W8	
26		76	•	
28	A2W2	`78	A2W2	
30		80	A1V5MOD3	
32	A1AI3V	82	A2V5MOD3	
34		84	A3V5MOD3	
36		86		
38		88	1	
40	AIAIIV	90	A I UTRV	
42		92	AlUTR	
44		94		
46	A1AI2VN	96		
48		98		
50	A1AI2N	L		

the state of the s					
	THRU PINS				
Pin	Signal	Pin	Signal		
1 2 3 4 5 6 7	SIG RET VI V3	16 17 18 19 20 21	A3V5MOD3 NU1 NU2 NU3		
8 9 10 11 12 13	SIG RET VI V3 SIG RET VI	23 24 25 26 27 28 29	A2V5MOD3		
15	V3	30	A1V5MQD3		

- 1. See Glossary or Index for Signal Definitions
- See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotted Line (if any) Indicates Internal ULD Connection
- 4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
- 5. Prefix Reference Designations as Follows: A4A7B

Figure 10-22. Timing and Add-Subtract Voters, Logic Diagram (Sheet 4)





Figure 10-23. Timing Voters, Logic Diagram (Sheet 1 of 4) 10-86



	CONNECTOR PINS				
Pin	Signal	Pin	Signal		
1	A3V5MOD1	51	-		
3		53			
3 5 7	A2V5MOD1	55			
7		57			
9	AIPA	59	A1G5		
11	A1V5MOD1	61	V3		
13	V3	63	V١		
15	VI	65	SIG RET		
17	SIG RET	67	AIPAV		
19		69			
21	AIPCV	71			
23		73	V3		
25		75	V1		
27		77			
29	A3V5MOD1	79	A 1 PBV		
31	A2V5MOD1	81			
33	A1V5MOD1	83	A2Y2		
35	A1Z2	85	SIG RET		
37		87			
39		89			
41	AIPC	91	A1PB		
43	A3V5MOD1 A2V5MOD1	93	1,1051/		
45 47	A1V5MODI	95 97	A1G5V		
47	A2Z2	٠,			
77	744		L		

- 1. See Glossary or Index for Signal Definitions
- See Logic Symbols Appendix for Definition of Logic Symbols
   Dotted Line (if any) Indicates Internal ULD
- Connection
- "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
   Prefix Reference Designations as Follows: A4A8A

	THRU PINS				
Pin	Signal	Pin	Signal		
,		16			
' '					
2	SIG RET	17			
3	V1	18			
1 2 3 4 5 6 7 8	V3	19			
5		20			
6		21			
7		22			
8	SIG RET	23			
9	VI	24			
10	V3	25			
11		26			
12		27			
13	SIG RET	28			
14	V1	29			
15	V3	30			

Figure 10-23. Timing Voters, Logic Diagram (Sheet 2)





Figure 10-23. Timing Voters, Logic Diagram (Sheet 3) 10-88





	THRU PINS			
Pin	Signal	Pin	Signal	
1	Ì	16	A3V5MOD1	
2	SIG RET	17	NUI	
3	VI	18	NU2	
2 3 4 5 6 7 8	V3	19	NU3	
5	J	20	l	
6		21		
7		22		
8	SIG RET	23	A2V5MOD1	
9	V1	24		
10	V3	25		
11		26		
12		27		
13	SIG RET	28		
14	V۱	29		
15	V3	30	A1V5MOD1	

Γ_	CONNECTOR PINS			
Pin	Signal	Pin	Signal	
2	NUI	52		
4	NU2	54		
6	NU3	56	İ	
8	ATTBC	58		
10	]	60	A1G4VN	
12		62	AIPAN	
14	A2W8	64		
16	AIPAVN	66	·	
18		68	AIG4N	
20		70		
22	AIPCN	72		
24		74	A2X3	
26		76		
28	A2X 1	78	A2Y2	
30		80	A1V5MOD1	
32	AIPCVN	82	A2V5MOD1	
34		84	A3V5MOD1	
36		86		
38		88		
40	AITBCV	90	A1G4V	
42		92	AIG4	
44	A 100\/A I	94		
46	AIPBVN	96		
48	AIPBN	98		
50	AIPBIN			

- See Glossary or Index for Signal Definitions
   See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotted Line (if any) Indicates Internal ULD Connection
- 4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
  5. Prefix Reference Designations as Follows: A4A88

Figure 10-23. Timing Voters, Logic Diagram (Sheet 4)





Figure 10-24. Timing and Multiply-Divide Voters, Logic Diagram (Sheet 1 of 4) 10-90



	CONNECTOR PINS				
Pin	Signal	Pin	Signal		
$\Box$	A3V5M0D1	51			
3		53			
5	A2V5M0D1	55			
3 5 7	· ·	57			
9	AlA	59	A1Q8		
11	A1V5M0D1	61	V3		
13	V3	63	V1		
15	Vì	65	SIG RET		
17	SIG RET	67	AIAV		
19		69			
21	A1G7V	71			
23	1	73	V3		
25	j	75	V1		
27		77			
29	A3V5M0D1	79	AIAVN		
31	A2V5M0D1	81			
33	A1V5M0D1	83	A2W6		
35	A2Y2	85	SIG RET		
37	ł	87			
39	1,,,,,	89	l		
41	AIG7	91	AIAN		
43	A3V5M0D4	93 95	41001		
45	A2V5M0D4	97	A1Q8V		
47 49	A1V5M0D4 A2W6	l"			
49	AZWO	1			

- 1. See Glossary or Index for Signal Definitions
- 2. See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotted Line (if any) Indicates Internal ULD Connection
- "N.U. Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
- 5. Prefix Reference Designations as Follows: A4A9A

_					
	THRU PINS				
Pin	Signal	Pin	Signal		
1		16	1		
2 3	SIG RET	17			
	V١	18			
4	∨3	19			
4 5 6 7 8	]	20	J		
6		21	1		
7		22			
8	SIG RET	23			
9	V١	24			
10	V3	25			
11		26			
12		27			
13	SIG RET	28			
14	V۱	29			
15	V3	30			

Figure 10-24. Timing and Multiply-Divide Voters, Logic Diagram (Sheet 2)






Figure 10-24. Timing and Multiply-Divide Voters, Logic Diagram (Sheet 3)




NOTES:

- 1. See Glossary or Index for Signal Definitions
- 2. See Logic Symbols Appendix for Definition of Logic Symbols
- Dotted Line (if any) Indicates Internal ULD Connection
- "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
- 5. Prefix Reference Designations as Follows: A4A9B

Figure 10-24. Timing and Multiply-Divide Voters, Logic Diagram (Sheet 4)



- 1. See Glossary or Index for Signal Definitions
- 2. See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotted Line (if any) Indicates Internai ULD Connection
- 4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
  5. Prefix Reference Designations as Follows:
- A4A11A (left page), A4A11B (right page)



	THRU - PINS			
PIN	SIGNAL	PIN	SIGNAL	
1		16		
2		17		
2 3		18	вот2	
<i>4</i> 5		19		
5	,	20		
6 7		21		
7		22		
8		23	BOT1	
9		24	j	
10		25		
11		26		
12		27		
13		28	BOT3	
14		29		
15		30		

	CONNECTOR PINS				
PIN	SIGNAL	PIN	SIGNAL		
1	SIG RET	51	SIG RET		
3	SIG RET	53	SIG RET		
5	SIG RET	55	∨1 ·		
7	SIG RET	57	VI		
9	SIG RET	59	V3		
11	∨20	61	V3		
13	V20	63	V20		
15	V5	65	∨20		
17	V5 <u>†</u>	67	SIG RET		
19	V1	69	SIG RET		
21	VI	71	SIG RET		
23	SIG RET	73	SIG RET		
25	SIG RET	75	SIG RET		
27	SIG RET	77	V5		
_	SIG RET	79	V5		
31	SIG RET	81	V1		
33	V3	83	V1 .		
35	<b>∨</b> 3	85	V3		
37	∨20	8 <i>7</i>	V3		
39	∨20	89	SIG RET		
41	V5	91	SIG RET		
43	V5	93	SIG RET		
45	SIG RET	95	SIG RET		
47	SIG RET	97	SIG RET		
49	SIG RET				

A4A11A

A4A11B

	CONNECTOR PINS				
PIN	SIGNAL	PIN	SIGNAL		
PIN 2 4 6 8 10 112 114 116 118 20 22 24 26 28 33 32 334 336 348 40 42 44 44 46 48	SIGNAL V5 V1 V1 BO2 SIG RET V3 V3 V3 BO2N SIG RET V3 V3 V3 SIG RET THERM1 V1 V1 BO1	52 54 56 58 60 62 64 66 68 70 72 74 76 78 80 82 84 88 90 92 94 96 98	SIGNAL V5 V5 V5 BOIN SIG RET SIG RET SIG RET V3, V3 BO3N SIG RET BO3 V1 V1 V5		
50	THERM2				

Figure 10-25. Oscillator and Buffer, Logic Diagram (Sheet 2)




Figure 10-26. Clock Generator Timing Logic, Logic Diagram (Sheet 1 of 4) 10-96




Figure 10-26. Clock Generator Timing Logic, Logic Diagram (Sheet 2)




Figure 10-26. Clock Generator Timing Logic, Logic Diagram (Sheet 3) 10-98

$$801 \frac{3EFL}{A10} = 801A$$

$$802 \frac{3EFL}{A24} = 802A$$

$$803 \frac{3EFL}{A28} = 803A$$

$$A10 \frac{67}{A1} \frac{EFL}{A1} = A10PN$$

$$A10N \frac{13EFL}{A1} = A10PN$$

$$A20 \frac{6.7EFL}{A2} = A20PN$$

$$A20N \frac{13EFL}{A2} = A20PN$$

$$A30 \frac{6.7EFL}{A3} = A30PN$$

$$A3RN \frac{13EFL}{A4} = A3RP$$

$$A3RN \frac{13EFL}{A4} = A3RPN$$

$$A3RN \frac{13EFL}{A4} = A3RPN$$

$$A3RN \frac{13EFL}{A4} = A3RPN$$

	CONNEC	TOR P	INS
Pin	Signal	Pin	Signal
2 4	V1 BO3P	52 54	V5 A3RPN
6 8 10	V3 V3 A3PP	56 58 60	A2QP BO1P BO2P
12 14	V3	62 64	SIG RET
16 18	Ĭ.	66 68	A2PPN A3QPN
20 22	SIG RET	70 72	A2QP A1PP
24 26 28		74 76 78	A2PP V1
30 32	A3PPN SIG RET	80 82	A1PPN
34 36	}	84 86	A2QPN A1QP
38 40 42		88 90 92	SIG RET
44 46	A3RP SIG RET	92 94 96	A1QPN
48 50	∨5 ∨5	98	V1

THRU PINS				
Pin	Signal	Pin	Signal	
,		16	воз	
2		17		
3	A3P	18	A3PN	
4		19	AIS	
5	AISN	20	A2S	
6	A2SN	21		
7	•	22	A3R ´	
8		23	A3RN	
9	A2P	24	BO2	
10	A3SN	25	A2PN	
11	A35	26	BO1	
12	A3Q	27	A3QN	
13	A1P	28	AIPN	
14	A2Q	29	A2QN	
15	AIQ	30	AIQN	

- 1. See Glossary or Index for Signal Definitions
- See Logic Symbols Appendix for Definition of Logic Symbols
- Dotted Line (if any) Indicates Internal ULD Connection
- "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate it
- 5. Prefix Reference Designations as Follows: A4A12B






Figure 10-27. Timing and Multiply-Divide Voters, Logic Diagram (Sheet 1 of 4) 10-100







	THRU PINS				
Pin	Signal	Pin	Signal		
		16			
2	SIG RET	17			
2	V1	18			
	V3 -	19			
4 5 6 7 8	• •	20			
6		21	,		
7	•	22			
	SIG RET	23			
9	٧ì	24			
10	∨3	25			
11		26			
12		27			
13	SIG RET	28	-		
14	V1	29			
15	V1 V3	30			

	CONNECTOR PINS				
Pin	Signal	Pin	Signal		
	A3V5M0D1	51			
3		53	,		
5.	A2V5M0D1	55			
3 5. 7 9	*	57			
	A1G2	59.	A 1P3N		
11	-A1∨5M0D1	61	V3		
13	V3	63	VI		
15	V1	65	SIG RET		
17	SIG RET	67	A1G2V		
19		69	` .		
21	A1G5VN	71			
23		73	V3		
25		75	V1 ,		
27		77	•		
29	A3V5M0D1	79	A1G3V		
31	A2V5M0D1	81			
33	AIV5M0D1	83	A3W2		
35	A3Y2	85	SIG RET		
37		87			
39		89			
41	A1G5N	91	A1G3		
43	A3V5M0D4	93	,		
45	A2V5M0D4	95	A1P3VN		
47	A1V5M0D4	97			
49	A3Y2				
L		L	L		

- 1. See Glossary or Index for Signal Definitions
- See Logic Symbols Appendix for Definition of Logic Symbols
   Dotten Line (if any) Indicates Internal ULD
- Connection
- 4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
- 5. Prefix Reference Designations as Follows: A4A13A

Figure 10-27. Timing and Multiply-Divide Voters, Logic Diagram (Sheet 2)





Figure 10-27. Timing and Multiply-Divide Voters, Logic Diagram (Sheet 3) 10-102



	CONNECTOR PINS				
Pin	Signal	Pin	Signal		
2	NUI	52			
4	NU2	54	1		
6	NU3	56			
8	A 1P2N	58			
10		60	A1VOYVN		
12		62	AIPIN		
14	A3W2	64	·		
16	AIPIVN	66			
18		68	AIVOYN		
20		70			
22	AIVOY	72	,		
24		74	A3X3		
26		76			
28	A3X1	78	A3W8		
30		80	A1V5MOD4		
32	AIVOYV	82	A2V5MOD4		
34		84	A3V5MOD4		
36		86	,		
38		88			
40	A1P2VN	90	ATHOYVN		
42		92	ATHOYN		
44		94			
46	ATHOYV	96			
48	المسفد	98			
50	ATHOY	L	L		

	THRU PINS				
Pin	Signal	Pin	Signal		
1 2	SIG RET	16 17	A3V5MOD4 NUI		
3	VI	18	NU2		
4	V3	19	NU3		
5		20			
6		21			
7		22			
8	SIG RET	23	A2V5MOD4		
9	VI	24			
10	V3	25			
11		26			
12		27			
13	SIG RET	28			
14	V١	29			
15	V3	30	A1V5MOD4		

- 1. See Glossary or Index for Signal Definitions
- 2. See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotted Line (if any) Indicates Internal ULD Connection
- "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It

  5. Prefix Reference Designations as Follows: A4A13B

Figure 10-27. Timing and Multiply-Divide Voters, Logic Diagram (Sheet 4)





Figure 10-28. Multiply-Divide Voters, Logic Diagram (Sheet 1 of 4) 10-104

A4A14A



	CONNECTOR PINS			
Pin	Signal	Pin	Signal	
1 3	A3V5MOD4	51 53		
3 5 7 9	A2V5MOD4	55 57		
9	AITFD	59	ATESDN	
11	A1V5MOD4	61	V3 · ·	
13	V3	63	VI	
15	Vì	65	SIG RET	
17	SIG RET	67	AITFDV	
1.9	18 × 5 + 11	69	İ	
21	AIESDŸ	71		
23		73	V3 '	
25		75	V1	
27	· _	77		
29	A3V5MOD4	79	A1TFDVN	
31	A2V5MOD4	81	1	
33	A1V5MOD4	83	A3W6	
35	A3W8	85	SIG RET	
37		87		
39	,,,,,,,	89	ALTERN	
41	AIESD	91	AITFDN	
43	A3V5MOD4	93	ALTERNAL	
45	A2V5MOD4	95 97	ATESDVN	
47	A1V5MOD4	9/		
49	A3Y2	<u> </u>		

THRU PINS				
Pin	Signal	Pin	Signal	
1		16		
2	SIG RET	17	1	
3	V1 .	18 .		
4	∨3 · -	19		
4 5 6 7 8		20		
6		21		
7		.22		
8	SIG RET .	23		
9	V1	24	•	
10	V3	25		
11	`	26 `	,,	
12		27	1	
13	SIG RET	28		
14	V1 -	29		
15	V3	30		

- 1. See Glossary or Index for Signal Definitions
- 2. See Logic Symbols Appendix for Definition
- of Logic Symbols

  3. Dotted Line (if any) Indicates Internal ULD Connection
- "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
   Prefix Reference Designations as Follows: A4A14A

Figure 10-28. Multiply-Divide Voters, Logic Diagram (Sheet 2)





Figure 10-28. Multiply-Divide Voters, Logic Diagram (Sheet 3) 10-106



	CONNECTOR PINS					
Pin	Signal	Pin	Signal			
2	NU1	52				
-4	NU2	54				
6	NU3	56	,	· ·		
8	AIDTMN	58				
10		60	A1MD2V			
12		62	A1TM .			
14	A3Y2	64		i i		
16	AITMV	66		١		
18	,	68	A1MD2			
20		70				
22	AIDTM	72				
24		74	A3Y2	1		
26		76		l		
28	A3Y2	78	A3W6	l		
30		80	A1V5MOD4			
32	AIDTMV	82	A2V5MOD4			
34		84	A3V5MOD4	l		
36		86				
38	l <u>-</u>	88				
40	AIDTMVN	90	A1MD7V	1		
42		92	A 1MD7	1		
44		94		İ		
46	AITMVN	96		ı		
48	1,,,,,,,,	98				
50	AITMN	L	L	J		

	THRU PINS				
Pin	Signal	Pin	Signal		
		16	A3V5MOD4		
2	SIG RET	17	NUI		
3	V1	18	NU2		
4	V3	19	NU3		
5		20			
6		21			
7		22	i		
8	SIG RET	23	A2V5MOD4		
9	V1	24			
10	V3	25			
11		26			
12	'	27			
13	SIG RET	28			
14	V١	29			
15	V3	30	A1V5MOD4		

- NOTES:


  1. See Glossary or Index for Signal Definitions
  2. See Logic Symbols Appendix for Definition
  - of Logic Symbols

    3. Dotted Line (if any) Indicates Internal ULD
  - Connection

    4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It

    5. Prefix Reference Designations as Follows: A4A14B

Figure 10-28. Multiply-Divide Voters, Logic Diagram (Sheet 4)







Figure 10-29. Decoupling Capacitors (Channel 5), Logic Diagram (Sheet 1 of 4) 10-108



	CONNECTOR PINS				
Pin	Signal	Pin	Signal		
1	MS∨B1	51	SIG RET.		
3	MSVB1	53	SIG RET		
3 5 7	SIG RET	55	SIG RET		
7	SIG RET	57	SIG RET		
9	NUI	59	SIG RET		
11	∨3	61	SIG RET		
13	∨3	63	∨3		
15	∨3	65	∨3		
17	V3	67	<b>∨3</b>		
19	NU2	69	∨3		
21	VI	71	SIG RET		
23	VI	73	V3		
25	V1 .	75	∨3		
27	V1	77	V3 :		
29	A3V5MOD2	79	V3		
31	V1	81	SIG RET		
33	V1	83	SIG RET		
35	V1	85	SIG RET		
37	V1 A3V5MOD6	87   89	SIG RET		
39 41	SIG RET	91	SIG RET		
43	SIGRET	93	SIG RET		
45	SIG RET	95	MSVB2		
47	SIG RET	97	MSVB2		
49	A3V5MOD7		1113 1 32		

- See Glossary or Index for Signal Definitions
   See Logic Symbols Appendix for Definition of Logic Symbols
   Dotted Line (if any) Indicates Internal ULD
- Connection
- "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
   Prefix Reference Designations as Follows: A5A3A

Figure 10-29. Decoupling Capacitors (Channel 5), Logic Diagram (Sheet 2)






Figure 10-29. Decoupling Capacitors (Channel 5), Logic Diagram (Sheet 3) 10-110

A5A3B






#### NOTES.

- 1. See Glossary or Index for Signal Definitions
- 2. See Logic Symbols Appendix for Definition of Logic Symbols
- Dotted Line (if any) Indicates Internal ULD Connection
- 4. "N.U. indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
- 5. Prefix Reference Designations as Follows: A5A3B

Figure 10-29. Decoupling Capacitors (Channel 5), Logic Diagram (Sheet 4)



- See Glossary or Index for Signal Definitions
   See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotted Line (if any) Indicates Internal ULD Connection
- "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate it
- 5. Prefix Reference Designations as Follows: A5A5A

Figure 10-30. Memory Timing Voters, Logic Diagram (Sheet 1 of 8) 10-112

A5A5A





Figure 10-30. Memory Timing Voters, Logic Diagram (Sheet 2)



- See Glossary or Index for Signal Definitions
   See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotten Line (if any) Indicates Internal ULD Connection
- "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
   Prefix Reference Designations as Follows: A5A5B





Figure 10-30. Memory Timing Voters, Logic Diagram (Sheet 4)



- 1. See Glossary or Index for Signal Definitions
- 2. See Logic Symbols Appendix for Definition
- of Logic Symbols
  3. Dotted Line (if any) Indicates Internal ULD
- Connection
  "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
- 5. Prefix Reference Designations as Follows: A5A6A

A5A6A




Figure 10-30. Memory Timing Voters, Logic Diagram (Sheet 6)





Figure 10-30. Memory Timing Voters, Logic Diagram: (Sheet 7) 10-118





	CONNECTOR PINS				
Pin	Signal	Pin	Signal		
2		52	AIRDV		
4		54	/		
6	AISYLCIV	56			
8		58	AIMAO		
10	AISYLIVN	60	A125		
12		62	A2RDMV		
14		64	AIRDMV		
16		66			
18	A15YLC1	68			
20	A1X5	70	AIRDM		
22	A175	72	AIMAOV		
24	A1X5	74			
26		76			
28		78	A2RDMVN		
30	AIRD	80	AIRDMVN		
32	A3V5MOD7	82			
34	A2V5MOD7	84	[		
36	A1V5MOD7	86 88	AIRDMN		
38 40		90	A1MBOV		
42	AISYLIN	92			
44	A1X5	94	ĺ		
46	SINJ	96			
48		98	A1MBO		
50		"	,,,,,,,,		

	THRU PINS				
Pin	Signal	Pin	Signal		
1 2 3 4 5 6 7 8 9	SIG RET V1 V3  SIG RET V1 V3	16 17 18 19 20 21 22 23 24 25 26			
11 12		26 27			
13	SIG RET	28			
14	V1 ·	29			
15	V3	30	L		

- 1. See Glossary or Index for Signal Definitions
- 2. See Logic Symbols Appendix for Definition
- of Logic Symbols

  3. Dotted Line (if any) Indicates Internal ULD Connection
- 4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It

  5. Prefix Reference Designations as Follows: A5A6B

Figure 10-30. Memory Timing Voters, Logic Diagram (Sheet 8)





Figure 10-31. Memory Address Decoder Voters, Logic Diagram (Sheet 1 of 8) 10-120

# A5A7A



CONNECTOR PINS				
Pin			1	
rin	Signal	Pin	Signal	
1	A1AX3VN	51		
3	A2AX3VN	53		
5		55	1	
7		57		
9	A1AX0N	59	A1AX3N	
11		61		
13		63	A2AX1VN	
15	AIAX6N	65	AIAXIVN	
17		67	A1AX4N	
19		69		
21	AIAXIN	71		
23	A2AX4VN	73	A2X5	
25	A1AX4VN	75	A2X5	
27	A1AX2VN	77	A1X6	
29	A2AX2VN	79	A1AX5VN	
31		81	A2AX5VN	
33		83		
35	A1AX2N	85		
37	A2AX7VN	87	A1AX5N	
39	A1AX7VN	89		
41	A2X5	91		
43	A1AX0VN	93	A1AX7N	
45	A2AX0VN	95	A2AX6VN	
47		97	A1AX6VN	
49				

THRU PINS					
Pin	Signal	Pin	Signal		
1 2 3 4 5 6 7	SIG RET V3 V1	16 17 18 19	A1X6 (47,49,51, 53)		
6 7 8 9 10 11 12 13 14 15	SIG RET V3 V1	20 21 22 23 24 25 26 27 28 29 30	A2V5MOD6 A3V5MOD6 A1V5MOD6		

- See Glossary or Index for Signal Definitions
   See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotted Line (if any) Indicates Internal ULD
- Connection

  4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
- 5. Prefix Reference Designations as Follows: A5A7A

Figure 10-31. Memory Address Decoder Voters, Logic Diagram (Sheet 2)





Figure 10-31. Memory Address Decoder Voters, Logic Diagram (Sheet 3)





	CONNECTOR PINS				
Pin	Signal	Pin	Signal		
2	A1AX70N	52	A1AX00VN		
4		54	A2AX00VN -		
6		56	SIG RET		
8	A2AX60VN	58	V3		
10	A1AX60VN	60	A1AX70VN		
12	A1AX50N	62	A2AX70VN		
14		64	A1AX20N		
16		66	l i		
18	SIG RET	68			
20	A2AX40VN	70	A2AX50VN		
22	A1AX40VN	72	A1AX50VN		
24		74	V۱		
26	A1AX40N	76	A1V5MOD6		
28		78	A1AX10N		
30		80			
32	A2AX20VN	82			
34	A1AX20VN	84	A1AX60N		
36	A2AX10VN	86	1		
38	A1AX10VN	88	i		
40	A1AX30N	90	A1AX00N		
42	'	92	i ·		
44		94	4		
46	V1	,96	A2V5MOD6		
48	A2AX30VN	98	A3V5MOD6		
50	A1AX30VN				

- 1. See Glossary or Index for Signal Definitions
- See Logic Symbols Appendix for Definition of Logic Symbols
- Dotted Line (if any) Indicates Internal ULD Connection
   "N.U." Indicates that ULD is Not Installed
- "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
- 5. Prefix Reference Designations as Follows: A5A7B

THRU PINS				
Pin	Signal	Pin	Signal	
1. 2 3 4 5 6 7 8 9 10 11 12 13 14 15	SIG RET V3 V1 SIG RET V3 V1	16 17 18 19 20 21 22 23 24 25 26 27 28 29 30	A2V5MOD6 A3V5MOD6 A1V5MOD6	

Figure 10-31. Memory Address Decoder Voters, Logic Diagram (Sheet 4)





Figure 10-31. Memory Address Decoder Voters, Logic Diagram (Sheet 5) 10-124

# A5A8A



_	CONNECTOR PINS				
Pin	Signal	Pin	Signal		
Τ	A1AY3VN	51			
3	A2AY3VN	53			
5		55			
5 7	)	57			
9	AIAY0N	59	A1AY3N		
11		61			
13		63	A2AYIVN		
15	A1AY6N ·	65	AIAYIVN		
17		67	A1AY4N		
19		69			
21	Alayin	71			
23	A2AY4VN	73	A2X4		
25	A1AY4VN	75	A2X4		
27	A1AY2VN	77	A2X6		
29	A2AY2VN	79	A1AY5VN		
31		81	A2AY5VN		
33		83			
35	AIAY2N	85			
37	A2AY7VN	87	AIAY5N		
39	A1AY7VN	89			
41	A2X4	91			
43	A1AY0VN	93	A1AY7N		
45	A2AY0VN	95	A2AY6VN		
47	·	97	A1AY6VN		
49					
l					

THRU PINS				
Pin	Signal	Pin	Signal	
- (	510 057	16	1000	
2 3 4 5	SIG RET V3	17 18	A2X6	
4	VI	19		
5		20		
6		21		
		22		
8		23		
9		24	A2V5M0D6	
10		25	A3V5M0D6	
11		26	A1V5M0D6	
12	SIG RET	27		
13	V3	28		
14	V1	29		
15		30		

- 1. See Glossary or Index for Signal Definitions
- 2. See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotted Line (if any) Indicates Internal ULD Connection
- 4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It

  5. Prefix Reference Designations as Follows: A5A8A

Figure 10-31. Memory Address Decoder Voters, Logic Diagram (Sheet 6)





Figure 10-31. Memory Address Decoder Voters, Logic Diagram (Sheet 7) 10-126

## A5A8B



	CONNECTOR PINS					
Pin	Signal	Pin	Signal			
2	AIAY70N	52	A1AY00VN			
4		54	A2AY00VN			
6		56	SIG RET			
8	A2AY60VN	58	V3			
10	A1AY60VN	60	A1AY70VN			
12	A1AY50N	62	A2AY70VN			
14		64	A1AY20N			
16		66				
18	SIG RET	68				
20	A2AY40VN	70	A2AY50VN			
22	A1AY40VN	72	A1AY50VN			
24	∨3	74	<b>∀1</b>			
26	AIAY40N	76	A1V5M0D6			
28		78	A1AY10N			
30		80	l			
32	A2AY20VN	82				
34	AIAY20VN	84	AIAY60N			
36	A2AY10VN	86				
38	AIAY10VN	88	1			
40	A1AY30N	90	A1AY00N			
42		92	ł			
44		94				
46	VI	96	A2V5M0D6			
48	A2AY30VN	98	A3V5M0D6			
50	Alay30VN					

THRU PINS					
Pin	Signal	Pin	Signal		
1		16			
2	SIG RET	17	A2X6		
3	V3	18			
4	V1	19			
5		20			
6		21			
7		22			
8		23			
9		24	A2V5M0D6		
10		25	A3V5M0D6		
11		26	A1V5M0D6		
12	SIG RET	27			
13	V3	28			
14	VI	29			
15		30			

- 1. See Glossary or Index for Signal Definitions
- 2. See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotted Line (if any) Indicates Internal ULD  ${\sf Connection}$
- 4. "N.U. Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It

  5. Prefix Reference Designations as Follows: A5A8B

Figure 10-31. Memory Address Decoder Voters, Logic Diagram (Sheet 8)





Figure 10-32. Memory Buffer Registers, Logic Diagram (Sheet 1 of 12) 10-128



	CONNECTOR PINS			
Pin	Signal	Pin	Signal	
ı	BRA2N	51		
3	BRA2	53	A1TR4∨	
3 5 7	BRAIN	55	M6SA4	
7	BRAI	57	M4SA4	
9	M25A4	59		
11	M65A2	16		
13	AICERVN	63	M0SA10	
15	AITRIV	65	A1TR7∨	
17	M45A1	67		
19	MOSA4	69	M4SA7	
21	A15BRZV	71	M6SA10	
23	M4SA2	73	ļ l	
25	M25A2	75	M4SA10	
27	M2SA1	77	M2SA7	
29	MOSA10	79	M25A10	
31	M6SA1	81	M0SA7	
33	M05A2	83	M6SA7	
35	BRA4N	85	BRA7	
37	A1TR2V	87	A1TR10V	
39	SIG RET	89	BRA10	
41	V۱	91		
43	BRA4	93	BRA7N	
45	V3	95	BRA 10N	
47		97		
49		ŀ		

- 1. See Glossary or Index for Signal Definitions
- 2. See Logic Symbols Appendix for Definition of Logic Symbols
- Dotted Line (if any) Indicates Internal ULD Connection
   "N.U." Indicates that ULD is Not Installed
- "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
- 5. Prefix Reference Designations as Follows: A5A9A

Figure 10-32. Memory Buffer Registers, Logic Diagram (Sheet 2)

A5A9A





Figure 10-32. Memory Buffer Registers, Logic Diagram (Sheet 3) 10-130



CONNECTOR PINS			
Pin	Signal	Pin	Signal
2		52	
4	BRA13N	54	V3
6	BRAIIN	56	BRA8
8		58	V1 '
10	BRA13	60	SIG RET
12	AITR13V	62	A1TR5∨
14	BRAII	64	BRA8N -
16	M65A11	66	M0SA5
18	M05A11	68	M6SA3
20	M25A13	70	M0SA3
22	M2SA11	72	M2SA3
24	M45A13	74	M2SA5
26		76	M4SA5
28	M6SA13	78	A ISBRYV
30	M45A11	80	MOSA8
32	,	82	M4SA3
34	A ITR IIV	84	A1TR3∨
36	M0\$A13	86	AICBRVN
38		88	M6SA5
40		90	M2SA8
42	M4SA8	92	BRA3
44	M6SA8	94	BRA3N
46	A I TR8V	96	BRA5
48		98	BRA5N
50		L	

- See Glossary or Index for Signal Definitions
   See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotted Line (if any) Indicates Internal ULD Connection
- "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate it
- 5. Prefix Reference Designations as Follows: A5A9B

Figure 10-32. Memory Buffer Registers, Logic Diagram (Sheet 4)

A5A9B





Figure 10-32. Memory Buffer Registers, Logic Diagram (Sheet 5) 10-132



	CONNECTOR PINS			
	Pin	Signal	Pin	Signal
	1 3 5 7 9 11 13 15 17 19 21 23 25 27 27 31 33 35 37 39	Signal  BRB2N BRB2 BRB1N BRB1 M35A4 M75A2 A2CBRVN A2TR1V M55A1 M15A4 A2BRZV M35A2 M35A2 M35A1 M15A1 M15A1 M15A2 BRB4N A2TR2V SIG RET	51 53 55 57 61 63 65 67 69 71 73 75 77 79 81 83 85 87	
	39 41	SIG RET VI	89 91	BRB10
•	41		1	20071
	43 45	BRB4 ∨3	93 95	BRB7N BRB10N
	47	_	97	
	49	<u> </u>	<u>L</u>	l

- 1. See Glossary or Index for Signal Definitions
- 2. See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotten Line (if any) Indicates Internal ULD Connection
- "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It

  5. Prefix Reference Designations as Follows: A5A10A

Figure 10-32. Memory Buffer Registers, Logic Diagram (Sheet 6)





Figure 10-32. Memory Buffer Registers, Logic Diagram (Sheet 7) 10-134



CONNECTOR PINS			
Pin	Signal	Pin	Signal
2		52	
4	BRB13N	54	V3
6	BRBIIN	56	BRB8
8		58	V1
10	BRB13	60	SIG RET
12	A2TR13V	62	A2TR5V
14	BRB11	64	BRB8N
16	M7\$A11	66	MISA5
18	MISAII	68	M7SA3
20	M3SA13	70	M1SA3
22	M3SA11	72	M3SA3
24	M5SA13	74	M3SA5
26		76	M5SA5
28	M7SA13	78	A2SBRY∨
30	M5SA11	80	M1\$A8
32		82	M5SA3
34	A2TR1∨	84	A2TR3V
36	MISA13	86	A2CBRVN
38		88	M7SA5
40		90	M3SA8
42	M5SA8	92	BRB3
44	M7SA8	94	BRB3N
46	A2TR8V	96	BRB5
48	) .	98	BRB5N
50			ļ

- 1. See Glossary or Index for Signal Definitions
- See Logic Symbols Appendix for Definition of Logic Symbols
   Dotted Line (if any) Indicates Internal ULD
- Connection
- "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
- 5. Prefix Reference Designations as Follows: A5A10B

Figure 10-32. Memory Buffer Registers, Logic Diagram (Sheet 8)

A5A10B





Figure 10-32. Memory Buffer Registers, Logic Diagram (Sheet 9) 10-136



CONNECTOR PINS				
Pin	Signal	Pin	Signal	
1	BRA9	51		1
3 5 7 9	BRA6N	53		
5	BRA6	55	M6SA14	
7	A1TR6V	57	M4SA14	
	BRA9N	59	}	
11	M2SA14	61		
13	MOSA14	63		
15	A1TR9V	65		
17	M0SA6	67		
19	M4SA6	69	M6SA12	
21	M2SA6	71	i	
23	MOSA6	73		
25	M6SA6	75		
27	M4SA9	77	MOSA12	
29		79	A1TR12V	
31	M2SA9	81	M4\$A12	
33	M6SA9	83	M25A12	
35	BRA14N	85	BRA12N	
37	V3	87		
39	V1	89	Į į	
41	BRA14	91		
43	AIPARV	93	1	
45	A 10BRVN	95	AISBRXV	
47	SIG RET	97	BRA12	
49	BRA 14P			
L		L	L	

- NOTES:

  1. See Glossary or Index for Signal Definitions
  - 2. See Logic Symbols Appendix for Definition of Logic Symbols
  - 3. Dotted Line (if any) Indicates Internal ULD Connection
  - 4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
  - 5. Prefix Reference Designations as Follows: A5A11A

Figure 10-32. Memory Buffer Registers, Logic Diagram (Sheet 10)

A5A11A




Figure 10-32. Memory Buffer Registers, Logic Diagram (Sheet 11)
10-138




Figure 10-32. Memory Buffer Registers, Logic Diagram (Sheet 12)





Figure 10-33. Address Register and Memory Module Register Voters, Logic Diagram (Sheet 1 of 4)

A5A12A



	CONNECTOR PINS			
Pin	Signal	Pin	Signal	
1		51		
3 5 7 9	A1A7V	53	ATHOPCT	
] 2		55	41401/	
1 ′		57 59	A1A8V	
11	A1A7	61	AIIMAVN	
13	A1A9V	63	ATIMAVIA	
15	01077	65		
17	'	67		
19	AIDMAVN	69		
21		71		
23		73		
25	VI	75		
27	V3	77	AIDMAN	
29	SIG RET	79		
31		81		
33		83	A 1HOPC 1V	
35	A1A8	85		
37		87		
39		89		
41	A1A9	91	AIIMAN	
43	V1 V3	93	SIG RET	
45 47	V3 SIG RET	95 97	V1 V3	
49	SIG KEI	7/	V 3	

	THRU PINS			
Pin	Signal	Pin	Signal	
1 2 3 4 5 6 7 8 9 10 11 12 13	SIG RET V1 V3  SIG RET V1 V3  SIG RET V1	16 17 18 19 20 21 22 23 24 25 26 27 28	A3V5MOD6 (74, 2) (4, 6) (4, 6)	
_15	V3	30	A1V5MOD6	

- See Glossary or Index for Signal Definitions
   See Logic Symbols Appendix for Definition of Logic Symbols

  3. Dotted Line (if any) Indicates Internal ULD
- Connection
- 4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
  5. Prefix Reference Designations as Follows: A5A12A

Figure 10-33. Address Register and Memory Module Register Voters, Logic Diagram (Sheet 2)





Figure 10-33. Address Register and Memory Module Register Voters, Logic Diagram (Sheet 3)




	CONNEC	TOR P	INS
Pin	Signal	Pin	Signal
2		52	
4		54	
6		56	
8	A1A6	58	
10		60	A1A2V
12		62	A1A3
14		64	
16	A1A3V	66	
18		68	A 1A2
20		70	
22	A1A5	-72	
24		74	
26		76	
28		78	
30		80	A1V5MOD6
32	A1A5V	82	A2V5MOD6
34		84	A3V5MOD6
36		86	
38		88	
40	A1A6V	90	AIAIV
42		92	AlA1
44		94	
46	A1A4V	96	
48		98	
50	A1A4	L	L

THRU PINS				
Pin	Signal	Pin	Signal	
1 2 3 4 5 6 7 8 9	SIG RET V1 V3 SIG RET V1 V3	16 17 18 19 20 21 22 23 24 25 26	A3V5MOD6 (74, 2) (4, 6) (4, 6)	
12	i	27		
13	SIG RET	28		
14	VI	29		
15	_ V3 _	30	A I V 5 M O D 6	

- See Glossary or Index for Signal Definitions
   See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotted Line (if any) Indicates Internal ULD Connection
- 4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
- 5. Prefix Reference Designations as Follows: A5A12B

Figure 10-33. Address Register and Memory Module Register Voters, Logic Diagram (Sheet 4)



- 1. See Glossary or Index for Signal Definitions
- 2. See Logic Symbols Appendix for Definition of Logic Symbols

  3. Dotted Line (if any) Indicates Internal ULD
- Connection
- "N.U. Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It

  5. Prefix Reference Designations as Follows: A5A13A

Figure 10-34. Transfer Register and Memory Module Register Voters, Logic Diagram (Sheet 1 of 4)




Figure 10-34. Transfer Register and Memory Module Register Voters, Logic Diagram (Sheet 2)





Figure 10-34. Transfer Register and Memory Module Register Voters, Logic Diagram (Sheet 3)



	CONNECTOR PINS			
Pin	Signal	Pin	Signal	
2	NUI	52		
4	NU2	54	ĺ	
6	NU3	56	ĺ	
8	AIIMBN	58	ľ	
10		60	AIMTTVN	
12		62	AIMFFN	
14		64		
16	AIMFFVN	66		
18		68	AIMTIN	
20		70		
22	AIDMBN	72		
24		74		
26		76		
28		78		
30		80	A1V5MOD6	
32	A1DMBVN	82	A2V5MOD6	
34		84	A3V5MOD6	
36		86		
38		88	_	
40	AIIMBVN	90	AIMZOVN	
42		92	AIMZON	
44		94		
46	AIMSSVN	96		
48		98		
50	AIMSSN			

THRU PINS				
Pin	Signal	Pin	Signal	
1 2 3 4 5 6 7 8 9 10 11 12 13	SIG RET V1 V3 SIG RET V1 V3	16 17 18 19 20 21 22 23 24 25 26 27 28 29	A3V5MOD6 NUI NU2 NU3	
15	V3	30	A1V5MOD6	

- 1. See Glossary or Index for Signal Definitions
- See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotted Line (if any) Indicates Internal ULD Connection
- "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
- 5. Prefix Reference Designations as Follows: A5A13B

Figure 10-34. Transfer Register and Memory Module Register Voters, Logic Diagram (Sheet 4)





Figure 10-35. Transfer Register Voters, Logic Diagram (Sheet 1 of 6) 10-148

# A5A14A



THRU PINS			
Pin	Signal	Pin	Signal
1- 2 3 4 5 6 7 8 9	SIG RET V1 V3 SIG RET V1 V3	16 17 18 19 20 21 22 23 24 25 26	A3V5MOD2 (2, 28, 78) (4, 6) (4, 6) (4, 6)
12 13	SIG RET	27 28	
14	V۱	29	
15	V3	30	A1V5MOD2

- See Glossary or Index for Signal Definitions
   See Logic Symbols Appendix for Definition
   of Logic Symbols
- 3. Dotted Line (if any) Indicates Internal ULD Connection
- 4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate it
- 5. Prefix Reference Designations as Follows: A5A14A

Figure 10-35. Transfer Register Voters, Logic Diagram (Sheet 2)





Figure 10-35. Transfer Register Voters, Logic Diagram (Sheet 3) 10-150




	CONNECTOR PINS				
Pin	Signal	Pin	Signal		
2		52			
4		54	!		
٠6	• "	56			
8	ATTR6	. 58			
10	•	.60	A1TR3V		
12		62	A1TR2		
14		64			
16	A1TR2∨	66			
18		68	ATR3.		
20 .		70			
22	A1TR5	72			
24		74			
26		76			
28		78			
30	· ·	80	A1V5MOD2		
32	A1TR5V	82			
34		.84			
36		86			
38	4.1.TD ().(	88	417011		
40	A)TR6V	90 92	ATRIV ATRI		
42 °		94	ALIKI		
46	À1TR4V	94 96			
40 48	ATIK4V	98			
50	A1TR4	70			

	THRU PINS			
Pin	Signal	Pin	Signal	
1 2 3	SIG RET	16 17	A3V5MOD2 (28, 2, 78)	
3	V1	18	(4, 6)	
4 5	V3	19	(4, 6)	
5		20		
6		21		
6 7 8		22		
8	SIG RET	23	A2V5MOD2	
9	VI	24		
10	V3	25		
-11		26		
12		27		
13	SIG RET	28		
14	V4	29		
15	_V3	30	A1V5MOD2	

- See Glossary or Index for Signal Definitions
   See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotten Line (if any) Indicates Internal ULD
- Connection


  4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
- 5. Prefix Reference Designations as Follows: A5A14B

Figure 10-35. Transfer Register Voters, Logic Diagram (Sheet 4)



- 1. See Glossary or Index for Signal Definitions
- 2. See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotted Line (if any) Indicates Internal ULD Connection
- 4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
- 5. Prefix Reference Designations as Follows: A5A15A


Figure 10-35. Transfer Register Voters, Logic Diagram (Sheet 5) 10-152



	CONNECTOR PINS		
Pin	Signal	Pin	Signal
1		51	SIG RET
	A1TR12	53	A3X5
5	7111112	55	V3
7		57	A3X5
3 5 7 9		59	AITRSN
l 11	A2TR12V	61	
13	A1TR12V	63	
15	AISBRZ	65	<b>∨</b> 3
17		67	
19		69	
21		71	A1TRSVN
23	A1TRSV	73	A3W4
25		75	VI
27	A2SBRZV	77	A3X5
29	A1SBRZV	79	AICDSV
31	AITRS	81	٠,
33		83	
35		85	AICDS
37	A3W4	87	
39	AIPARV	89	_
41	A2PAR∨	91	A1V5MOD2
43	AIPAR	93	A2V5MOD2
45		95	A3V5MOD2
47		97	V۱
49	SIG RET		1


	THRU PINS											
Pin	Signal	Pin	Signal									
Γ,		16										
1 2		17										
1 2 3		18										
4		19	•									
5 6 7		20										
6		21										
7		22										
8	-	23										
9		24										
10		25										
11	•	26										
12		27										
13		28	·									
14	•	29										
15		30										


Figure 10-35. Transfer Register Voters, Logic Diagram (Sheet 6)




- 1. See Glossary or Index for Signal Definitions
- See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotted Line (if any) Indicates Internal ULD Connection
- "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate it
- Prefix Reference Designations as Follows: A6AMA6A1, where M = Memory Module Assembly Number 1 through 4
- 6. Terminals with Numbers Prefixed by "A" are Located on the MIB. All Others are Located on the Printed Circuit Board
- 7. m Represents the Memory Module Number 0 through 3
- n is a 1 if m is an Even Number, and a 2 if m is an Odd Number
- 9. Asterisk Indicates Narrower Output Pulse than from Preceding MCD-2 Circuit

Figure 10-36. Memory Clock Driver and TCV, Logic Diagram (Sheet 1 of 2)







	TERMINAL AREA - E 1										
PIN	SIGNAL	PIN	SIGNAL								
1	MmTSE2	22	MmMCN								
2	MmTSE1	23	MmMCL								
3	∨5	24	PWR RET								
4	V5	<b>25</b>	PWR RET								
5 6		26	MmSTRP1								
6	·	27	MmSTRP2								
17	VI	28	AnM20ID								
8	VI .	29	AnM20ID								
9		30	MmINH2								
10	TCVADJ	31	MmINH4								
11	AnM20	32	MmINH6								
12	AnM20ID	33	MmINH8								
13	AnM20ID	34	MmINH10								
14	AnRDMV	35	MmINH12								
15	V3	36	MmINH14								
16	<b>∨</b> 3	37	V3								
17	AnRDMVN	38	MmTCV								
18	SIG RET	39	MmTCV								
19	SIG RET	40	SIG RET								
20	MnSYNCV	41	SIG RET								
21	AnINHBSV	42	MmSTROB-								
]			.								

·	TERMINAL A	REA - E	2
PIN	SIGNAL	PIN	SIGNAL
1 2 3 4 5	MmCRX MmCRX MmTCV MmTCV SIG RET	6 7 8 -9	MmSTRP1 MmSTRP3 MmRDP3 MmRDP2

	TERMINAL	AREA	- E 4
PIN	SIGNAL	PIN	SIGNAL
1	MmCRY	6	MmRDP2
2	MmCRY	7	MmSTRP1
3	MmTCV	8	MmSTRP2
4	MmTCV	9	MmRDPI
5	SIG RET		1 . K


Figure 10-36. Memory Clock Driver and TCV, Logic Diagram (Sheet 2)

Figure 10-37. Memory Sense Amplifiers, Logic Diagram (Sheet 1 of 2)

10-156

Changed 4 January 1965


SAIL S FADO FWI ANOT 5



	TERMINAL AREA - E 1											
PIN	SIGNAL	PIN	SIGNAL									
1	MmSL14B	16	MmSL7A									
2	MmSL14A	. 17	MmSL6B									
2 3 4	MmSL13B	18	MmSL6A									
4	MmSL13A	19	MmSL5B									
5 6 7	MmSL12B	20	MmSL5A									
6	MmSL12A	21	MmSL4B									
7	MmSL11B	22	MmSL4A									
8	MmSL11A	23	MmSL3B									
9	MmSL108	24	MmSL3A									
10	MmSL10A	25	MmSL2B									
111	MmSL9B	26	MmSL2A									
12	MmSL9A	27	MmSL1B									
13	MmSL8B	28	MmSL1A									
14	MmSL8A											
15	MmSL7B											
			, •									
1												
1			1									
1		1										
. [												
1 1												
	:		:									

	TERMINAL AREA - E 3										
Pin	Signal	Pin	Signal								
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21	Signal  MmSTROB  TPSA14 TPSA13 TPSA12 TPSA11 TPSA10 TPSA9 V3 TPSA7 V1 V5 SIG RET SIG RET V5 V1 TPSA8 V3	9in 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50									
22	TPSA6 TPSA5	51 52	MmSA6 MmSA5								
24	TPSA4	53	MmSA3 MmSA4								
25	TPSA3	54	MmSA3								
26	TPSA2	55	MmSA2								
27 28	TPSA1	56 57	MmSA1								
28 29	; '	58 58									

Figure 10-37. Memory Sense Amplifiers, Logic Diagram (Sheet 2)



- 1. See Glossary or Index for Signal Definitions
- 2. See Logic Symbols Appendix for Definition of Logic Symbols
- Dotted Line (if any) Indicates Internal ULD Connection
- 4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate it
- Frefix Reference Designations as Follows: A6AMA7A1, where M = Memory Module Assembly Number 1 through 4
- 6. m Represents the Memory Module Number 0 through 3
- n is a 1 if m is an Even Number, and a 2 if m is an Odd Number
- 8. If m is an Even' Number, a = A1BRAOV and B = A2BRAOVN
- 9. If m is an Odd Number, a = A1BRBOVN and **B** = A2BRBOV

Figure 10-38. Memory Inhibit Drivers, Logic Diagram (Sheet 1 of 2)




Figure 10-38. Memory Inhibit Drivers, Logic Diagram (Sheet 2)





Figure 10-39. Memory Y-Address Drivers, Logic Diagram (Sheet 1 of 4) 10-160



	TERMINAL ARI	EA - 1	E 1	TERMINAL AREA - E 3						TERMINAL	AREA -	- E 4
Ν	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	]	PIN	SIGNAL	PIN	SIGNAL
123456789011213456789011231456789	MmLEYO MmLIYO MmLEY2 MmLIY2 MmLEY4 MmLEY4 MmLEY4 MmLEY6	20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38	MmLIY6  MmLEY7  MmLIY7  MmLEY5  MmLIY5  MmLEY3  MmLIY3  MmLEY1  MmLEY1	PIN  1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22	MmHEY0 MmHIY0 MmHEY1 MmHIY1 MmHEY2 MmHIY2 MmHEY3 MmHIY3 MmHEY4	23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43	MmHIY4  MmHEY5  MmHEY5  MmHEY6  MmHIY6  MmHEY7  MmCRY  MmCRY  MmCRY  MmTCV  MmTCV  MmTCV  MmSTRP1  MmSTRP1  MmSTRP2  MmRDP1		1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17	MmTCV  AnM20 AnAY7VN AnAY5VN AnAY3VN AnAY3VN AnAY1VN AnAY2VN AnAY4VN AnAY6VN SIG RET SIG RET V1 EDmy V3	PIN 18 19 20 21 72 23 24 25 26 27 28 29 30 31 32 33 34	SIGNAL  V3 EDMY V1  PWR RET PWR RET ANAY60VN ANAY20VN ANAY10VN ANAY10VN ANAY30VN ANAY30VN ANAY50VN ANAY50VN ANAY50VN ANAY50VN ANAY70VN ANAY70VN ANAY70VN ANAY70VN ANAY70VN

Figure 10-39. Memory Y-Address Drivers, Logic Diagram (Sheet 2)






Figure 10-39. Memory Y-Address Drivers, Logic Diagram (Sheet 3) 10-162



- 1. See Glossary or Index for Signal Definitions
- 2. See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotted Line (if any) Indicates Internal ULD Connection
- 4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate it
- Prefix Reference Designations as Follows: A6AMA5A1, where M = Memory Module Assembly Number 1 through 4
- 6. m Represents the Memory Module Number 0 through 3
- 7. n is a 1 if m is an Even Number, and a 2 if m is an Odd Number.


Figure 10-39. Memory Y-Address Drivers, Logic Diagram (Sheet 4)



- 1. See Glossary or Index for Signal Definitions
- 2. See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotted Line (if any) Indicates Internal ULD Connection
- 4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate it
- Prefix Reference Designations as Follows: A6AMA1A1 where M = Memory Module Assembly Number 1 through 4
- 6. m Represents the Memory Module Number 0 through 3
- 7. n is a 1 if m is an Even Number, and a 2 if m is an Odd Number

Figure 10-40. Memory Hi-X Address Drivers, Logic Diagram (Sheet 1 of 4)

A6AMA1A1



	TERMINAL	AREA ·	- E 1	] [	TERMINAL	AREA .	- E 2	L X	TERMINAL	AREA -	E 3
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	MmLEX7	23		1	MmTC∨	.23	PWR RET	1	MmRDP2	23	
2	MmLIX7	24	MmED13	2		24	AnAX2VN		MmRDP3	24	MmSIE4
3	MmED17	25	MmSOI3	3	AnM20	25	AnAX00VN	3	MmSTRP3	25	-
4	MmLEX6	26		4	AnAX70VN	26	AnAX0VN	4	MmSTRP1	26	Mm5113
5	MmLIX 6	.27	MmSOE3	5	AnAX7VN	27	AnAX20VN	5		27	Mm§1E3
6	MmLEX5	28		6	AnAX50VN	28	AnAXIVN	6	MmTCV	28	Mm5112
7	MmLIX5	29	MmSO12	7	AnAX5VN	29	AnAX40VN	7	MmTCV	29	MmS1E2
8	MmLEX4	30		8	AnAX30VN	30	AnAX3VN	8	MmCRX	30	Mm\$111
9	MmL1X4	31	MmSOE2	9	AnAX4VN	31	AnAX60VN	9	MmCRX	31	MmS1E1
10	MmEDI6	32	MmEDI2	10	AnAX10VN	32	AnM20	10	MmS 117	32	MmS110
11	MmSO17	33	MmSOI1	11	AnAX6VN	33		11	MmS 1 E7	33	AmS 1E0
12	MmSOE7	34	MmSOE1	12	SIG RET	34	MmTCV	12		34	AmLIX3
13	MmSO16	35	MmEDI1	13	SIG RET	35		13	MmS 116	35	MmLEX3
14	MmSOE6	36	MmSOI0	14	AnSYL0VN	36		14		36	AmLIX2
15	MmEDI5	37	MmSOE0	15	<b>V</b> 1			15	MmS 1 E6	37	MmLEX2
16	MmSOI5	38	MmEDI0	16	EDmX	1		16		38	AmLIX1
17	MmSOE5			17	<b>∨</b> 3			17	- MmS 115	39	MmLEX1
18	MmSO14		•	18	V3	1		18		40	MmLIX0
19	MmSOE4			19	EDmX			19	MmS 11E5	41	MmLEX0
20	MmEDI4			20	<b>∨</b> 1			20		42	
21				21	AnSYL1VN	1	٠.	21		43	
22 l	MmEDEX	]		22	PWR RET	1		22	MmS 114	44	

Figure 10-40. Memory Hi-X Address Drivers, Logic Diagram (Sheet 2)

Changed 4 January 1965






Figure 10-40. Memory Hi-X Address Drivers, Logic Diagram (Sheet 3)

10-166




- 1. See Glossary or Index for Signal Definitions
- See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotted Line (if any) Indicates Internal ULD Connection
- 4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate it
- Prefix Reference Designations as Follows: A6AMA1A1 where M = Memory Module Assembly Number 1 through 4
- 6. m Represents the Memory Module Number 0 through 3
- 7. n is a 1 if m is an Even Number, and a 2 if m is an Odd Number

Figure 10-40. Memory Hi-X Address Drivers, Logic Diagram (Sheet 4)



- 1. See Glossary or Index for Signal Definitions
- 2. See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotted Line (if any) Indicates Internal ULD Connection
- 4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate it
- Prefix Reference Designations as Follows: A6AMA1A2, where M = Memory Module Assembly Number 1 through 4
- 6. m Represents the Memory Module Number 0 through 3
- 7. n is a 1 if m is an Even Number, and a 2 if m is an Odd Number

Figure 10-41. Memory Lo-X Address Drivers, Logic Diagram (Sheet 1 of 2)



	TERMINAL A	RMINAL AREA – E 1 TERMINAL AREA – E 3						TERMINAL AREA - E 4				
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	
1 2 3 4.5 6 7 8 9 10 11 12 13 14 15 16 17 18 19	MmEDIO MmSOE0 MmSOI0 MmEDI1 MmSOE1 MmSOE1 MmSOE2 MmSOE2 MmSOE2 MmSOE3 MmSOE3 MmSOE3 MmSOE3 MmEDI3 MmEDI4	20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38	MmSOE4 MmSOI4 MmSOE5 MmSOI5 MmEDI5 MmSOE6 MmSOI6 MmSOI7 MmEDI6 MmLIX4 MmLIX4 MmLEX4 MmLEX5 MmLEX5 MmLEX5 MmLEX5 MmLEX6 MmEDI7 MmLEX6 MmLEX6 MmEDI7 MmLEX7	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22	MmL EXO MmLIXO MmLEX1 MmLEX2 MmLIX1 MmLEX2 MmLIX3 MmLIX3 MmS 1EO MmS 110 MmS 1E1 MmS 1E1 MmS 1E2 MmS 111 MmS 1E2 MmS 113 MmS 1E4 MmS 114	23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43	MmS1E5 MmS1E6 MmS1E6 MmS1E7 MmS1E7 MmCRX MmCRX MmCRX MmCRX MmTCV MmTCV MmSTRP1 MmSTRP3 MmRDP3 MmRDP2	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18	MmTCV AnM20 AnAX70VN AnAX70VN AnAX50VN AnAX30VN AnAX30VN AnAX4VN AnAX10VN SIG RET SIG RET AnSYL0VN V1 EDmX V3 V3	19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36	EDmX V1 AnSYL1VN PWR RET PWR RET AnAX2VN AnAX0VN AnAX2VN AnAX1VN AnAX4VN AnAX4VN AnAX60VN AnAX60VN AnM20 MmTCV	

Figure 10-41. Memory Lo-X Address Drivers, Logic Diagram (Sheet 2)




Figure 10-42. X Memory Address Diode Matrix, Schematic Diagram (Sheet 1 of 2) 10-170




Figure 10-42. X Memory Address Diode Matrix, Schematic Diagram (Sheet 2)

Changed 4 January 1965






Figure 10-43. Y Memory Address Diode Matrix, Schematic Diagram (Sheet 1 of 2) 10-172




## NOTES:

- 1. See Glossary or Index for Signal Definitions
- 2. See Logic Symbols Appendix for Definition of Logic Symbols
- 3. Dotted Line (if any) Indicates Internal ULD Connection
- 4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate It
- Prefix Reference Designations as Follows: A6AMA4, where M = Memory Module Assembly Number

Figure 10-43. Y Memory Address Diode Matrix, Schematic Diagram (Sheet 2)






	TERMINAL AREA E1						
Pin	Signal	Pin	Signal				
1							
1 2 3 4 5 6 7 8							
3	MmSA14	1					
4	MmSA13						
5	MmSA12						
6	MmSA11						
7	MmSA10						
8	MmSA9	1	,				
	V3	1					
10	MmSA7						
11	l .,.						
12	V1						
13	V5		·				
14 15	SIG RET SIG RET		İ				
16	V5	į					
17	VI VI						
18	*'						
19	MmSA8		ļ				
20	V3	1					
21	MmSA6		·				
22	MmSA5		•				
23	MmSA4		,				
24	MmSA3		l :				
25	MmSA2		ļ				
26	MmSA1	1	1				
27	l						
28	1	1	I				

		TERMINAL AREA E2						
	Pin	Signal	Pin	Signal				
I	1	MmTC∨						
	2 3 4 5 6 7							
	3	AnM20	!					
Ì	4	AnAY7VN						
ł	5	AnAY5VN						
	6	AnAY3VN						
ļ		AnAY0VN						
	8	AnAYIVN						
	9	AnAY2VN						
	10	AnAY4VN	, ,					
	11	AnAY6VN	1 1					
	12	SIG RET	ŀ					
	13	SIG RET	l					
i	14							
	15	VI		l				
	16	EDmY						
	17	V3						
	18	V3						
	19	EDmY						
	20	V۱						
-	21	D	1					
ĺ	22	PWR RET						
1	23	PWR RET						
	24	AnAY60VN						
	25	AnAY40VN	i					
1	26 27	AnAY20VN						
	28	AnAY10VN AnAY00VN						
	29	AnAY30VN						
i	30	AnAY50VN						
	31	AnAY70VN						
	32	AnM20	ł	}				
	33	Anivizu	i					
	34	MmTC∨						
	<b></b>	<u> </u>	L	L				

TERMINAL AREA E3					
Signal	Pin	Signal			
AnAX60VN	28	BRB9			
AnAX3VN	29	BRA8			
AnMCL	30	BRB8			
AnMCN	31	BRA10			
AnINHSV	32	BRB14			
MmSYNCV	33	BRA14			
SIG RET	34	BRB12			
SIG RET	35	BRA12			
AnRDMVN	36	BRB10			
	37	BRB2			
	38	BRA2			
		BRB4			
		BRA4			
		BRB6			
		BRA6			
		BRB7			
		BRA7			
		BRB5			
		BRA5			
		BRB3			
		BRA3			
		BRB1			
		BRA1			
		a o			
*******		β			
		AnAY50VN			
DKAY	J4	AnAY70VN			
	Signal AnAX60VN AnAX3VN AnMCL AnMCN AnINHSV MmSYNCV SIG RET SIG RET	Signal Pin  AnAX60VN 28  AnAX3VN 29  AnMCL 30  AnMCN 31  AnINHSV 32  MmSYNCV 33  SIG RET 34  SIG RET 35  AnRDMVN 36  V3 37  V3 38  AnRDMV 39  AnM20ID 40  AnM20ID 41  AnM20 42  V1 43  V1 44  V5 45  V5 46  PWR RET 47  PWR RET 47  PWR RET 47  PWR RET 48  PWR RET 49  BRA13 50  BRB13 51  BRA11 52  BRB11 53			

Figure 10-44. Memory Input-Output Panel, Schematic Diagram (Sheet 1 of 2) 10-174



	TERMINAL AREA E4						
Pin	Signal	Pin	Signal				
ı	MmTCV	18	V3				
2		19	EDmX				
3	AnM20	20	V1				
4	AnAX70VN	21	AnSYL1VN				
5	AnAX7VN	22	PWR RET				
6	AnAX50VN	23	PWR RET				
7	AnAX5VN	24	AnAX2VN				
8	AnAX30VN	25	AnAX00VN				
9	AnAX4VN	26	AnAX0VN				
10	AnAX10VN	27	AnAX20VN				
11	AnAX6VN	28	AnAX1VN				
12	SIG: RET	29	AnAX40VN				
13	SIG RET	30	AnAX3VN				
14	AnSYLOVN	31	AnAX60VN				
15	V1	32	AnM20				
16	EDmX	33					
17	V3 <sub>.</sub>	34	MmTCV				

1	٠т	cc

- See Glossary or Index for Signal Definitions
   See Logic Symbols Appendix for Definition
- 3. Dotted Line (if any) Indicates Internal ULD Connection
- 4. "N.U." Indicates that ULD is Not Installed although Page is "Wired" to Accommodate it
- 5. Prefix Reference Designations as Follows: A6AMA8A1, where M = Memory ModuleAssembly Number 1 through 4
- 6. m Represents the Memory Module Number 0 through 3
- 7. n is a 1 if m is an Even Number, and a 2 if m is an Odd Number

TERMINAL AREA E5					
Pin	Signal	Pin	Signal		
1	AnSYL1VN	26	AnAY5VN		
2	MmSA13	27	AnAY1VN		
3	AnSYL0VN	28	AnAY00VN		
4	MmSA11	29	AnAX00VN		
5.	MmSA2	30	AnAX30VN		
6	AnAX40VN	31	AnAX70VN		
7	MmSA1	32	AnAY10VN		
8	AnAX4VN	33	AnAX1VN		
9	MmSA4	34	AnAY0VN		
10	AnAX2VN	35	AnAX50VN		
11	MmSA8	36	ED <sub>m</sub> X		
12	AnAX20VN	37	AnM20		
13	MmSA5	38	MmTC∨		
14	MmSA3	39	EDmY		
15	MmSA7	40	AnAY20VN		
16	AnAX7VN	41	AnAY7VN		
17	MmSA10	42	AnAY2VN		
18	AnAX10VN	43	AnAX6VN		
19	MmSA14	44	AnAY4VN		
20	AnAX0VN	45	AnAY40VN		
21	MmSA6	46	AnAY60VN		
22	AnAX30VN	47	AnAX5VN		
23	MmSA 12	48	AnAY3VN		
24	MmSA9	49	AmM20		
25	AnAY6VN				

FOR MEMORY MODULE 0,2,4 & 6		FOR MEMORY MODULE 1,3,5, & 7		
B AIBRAOVN		A1BRBOV		
cc A1BRAOV		A1BRBOVN		

Figure 10-44. Memory Input-Output Panel, Schematic Diagram (Sheet 2)




Figure 10-45. Memory Distribution Panel, Schematic Diagram (Sheet 1 of 4) 10-176




Figure 10-45. Memory Distribution Panel, Schematic Diagram (Sheet 2)

	TERMINA	L AREA	J3
PIN	SIGNAL	SIGNAL	
1	A2SYLIVN	50	BRB8
2	A2AX60VN	51	A2AY5VN
3	MISAIS	52	BRA10
4	A2AX3VN	53	A2AYIVN
5	A2SYLOVN	54	BRB14
6	A2MCL	55	A2AY00VN
7	MISAII	56	BRA14
8	A2MCN .	57	AZAX00VN
9	MISAZ	58	BRB12
10	A2INHSV	59	A2AY30VN
11	A2AX40VN	60	BRA12
13	MISYNCV	61	A2AX70VN
14	MISA!	62	BR B 10
15	SIG RET	63	A2AY10VN
16	A2AX4VN SIG RET	64	BR 82
17	MISA4		BRA2
18	A2RDMVN	66 67	A2AYOVN
19	AZAXZVN	68	BR B4
20	V3	69	AZAX50VN
21	MISA8	70	BRA4
22	A2RDMV	71	EDIX
23	A2AX20VN	72	BR B6
24	A2M20ID	73	A2M20
25	MISA5	74	BRA6
26	A2M20ID	75	MITCV
27	MISA3	76	BR B7
28	VI	77	EDIY
29	MISA7	78	BRA7
30	V5	79	A2AY20VN
31	A2AX7VN	80	BRB5
32	PWR-RET	81	A2AY7VN
33	MISA10	82	BRA5
34	PWR-RET	83	A2AY2VN
35	A2AX10VN	B4	BRB3
36	BRA13	85	A2AX6VN
37	MISA14	86	BRA3
38	BRB13	87	A2AY4VN
39	A2AX0VN	88	BRB1
40	BRATI	89	A2AY40VN
41	MISA6	90	BRAI
42	BRB11	91	A2AY60VN
43	A2AX30VN	92	A1BRBOVN(CC)
44	BRA9	93	A2AX5VIV
45	MISA12	94	A 1BRBOV (A)
46	BRB9	95	A2AY3VN
47	MISA9	96 97	A2AY50VN A2M20
48	AZAY6VN	98	AZAY70VN
•9	AZA IOVIN	70	AZAT/UVN

	TERMINA	AL AREA	. J4			
PiN	SIGNAL	PIN	SIGNAL			
1	A25YLIVN	50	BR88			
2	A2AX60VN	51	A2AY5VN			
3	M3SA13	52	BRA10			
4	A2AX3VN	53	A2AYIVN			
5	A2SYLOVN	54	BRB14			
6	A2MCL	55	A2AY00VN			
7	M3SA11	56	BRA 14			
8	A2MCN	57	AZAXOOVN			
9	M3SA2	58	8R812			
10	A2INHSV	59	A2AY30VN			
11	A2AX40VN	60	BRA12			
12	M3SYNCV	61	A2AX70VN			
13	M3SA1	62	BRB10			
14	SIG RET	63	A2AY10VN			
15	A2AX4VN	64	BRB2			
16 17	SIG RET	65 66	A2AXIVN			
	M3SA4		BRA2			
18 19	A2RDMVN	67 68	AZAYOVN BRB4			
20	A2AX2VN V3	69	AZAXSOVN			
21	M3SA8	70	BRA4			
22	A2RDMV	71	ED3X			
23	AZKUMV AZAXZOVN	72	BRB6			
23	A2M20ID	73	A2M20			
25	M3SA5	74	BRA6			
26	A2M20ID	75	M3TCV			
27	M3SA3	76	BR B7			
28	V1	77	ED3Y			
29	M3SA7	78	BRA7			
30	V5	79	A2AY20VN			
31	A2AX7VN	80	BRES			
32	PWR-RET	81	A2AY7VN			
33	M3SA10	82	BRA5			
34	PWR-RET	83	A2AY2VN			
35	A2AX10VN	84	BRB3			
36	BRA13	85	A2AX6VN			
37	M35A14	86	BRA3			
38	BRB13	87	A2AY4VN			
39	A2AX0VN	88	BRBT			
40	BRA 11	89	AZAY40VN			
41	M3\$A6	90	BRAI			
42	BRBIT	91	A2AY60VN			
43	A2AX30VN	92	A 1 BR BOVN (CL)			
44	BRA9	93	A2AX5VN			
45	M3SA12	94	A I BR BOV (A)			
46	BRB9	95	A2AY3VN			
47	M3SA9	96	AZAYSOVN			
48	BRA8	97	A2M20			
49	A 2AY6VN	98	A2AY70VN			

TERMINAL AREA JB					
PIN	SIGNAL	PIN	SIGNAL		
1		50			
2		51	M3SA		
3		52			
4	l	53			
5	BRB9	54	M3SA2		
6 7		55			
á	MISAB	56 57			
9	M2SA12 BRB7	58			
10	MISA14	59			
11	M3SA14	60	BRA14		
12	musalia.	61	DEC.14		
13		62	1		
14	ì	63	1		
15	M3SA7	64	M3SAI1		
16	MISAP	65			
17	M3SA8	66			
18	MISAG	67			
19	MOSA12	68	MISA4		
20	M3SA6	69			
21	BRB10	70	M2SA9		
22		71			
23		72	M3SA13		
24		73	1 1		
25	BRB3	74	MISAII		
26	MISA3	75	M0SA6		
27		76	1		
28	1	77	1		
29	BR B5	78	M2SA6		
30	M3SA9	79	l .		
31	MISA5	80	MISA12		
32		81			
33		82	MOSA9		
34		83	BR811 '		
35		84	i l		
36		85	1		
37		86	l I		
38 39	BRA12	87	BRB13		
	BR BB	88	M0SA14		
40	DKBO	89 90	M3SA12		
42		91	BRB1		
43	1	92	M2SA14		
44	88B14	93	BR812		
45	L	94	D. 014		
46		95	BRAS		
47		96	M3SA4		
48	BRB4	97	BRB2		
49		98	BRAG		

TERMINAL AREA J6									
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
,		21		41		61		81	
2	V20BM	22	SIG-RET "	42	SIG-RET	62	SIG-RET	82	
3		23		43		63		83	
4	V208M	24	SIG-RET	44	VI	64	SIG-RET	84	V20AM
5		25		45		65		85	
6	∨208M	26	V3	46	VI	66	SIG-RET	86	V20AM
7		27		47		67		87	
8	V208M	28	V3	48	VI	68	V5	88	V20AM
9		29		49		69		89	
10	V208M	30	V2	50	SIG-RET	70	V5	90	V20AM
11		31		51		71		91	
12	V208M	32	V3	52	VΙ	72	∨5	92	V20AM
13		33		53		73		93	
14	V208M	34	SIG-RET	54	VI	74	V5	94	V20AM
15		35		55		75		95	
16	∨208M	36	SIG-RET	56	VI	76	SIG-RET	96	V2CAM
17		37		57		77		97	
18	SIG-RET	38	SIG-RET	58	SIG-RET	78	SIG-RET	98	V20AM
19		39		59	i	79		1	
20	SIG-RET	40	SIG-RET	60	SIG-RET	80	SIG-RET	1	

TERMINAL AREA EI				
PIN	SIGNAL			
1 2	THERM 4 THERM 3			

NOTE:

1. "HE SIGNAL RETURN AND PWR RETURN PLANES ARE COMMONED AT ALL POSITIONS (WHEREVER POSSIBLE) THAT CONTAIN EITHER SIGNAL.

2. IBM ABREVIATION AND LETTER SYMBOL SPECIFICATION 6109008 APPLIES.

Figure 10-45. Memory Distribution Panel, Schematic Diagram (Sheet 3) 10-178

		· · · · · · · · · · · · · · · · · · ·			1												
.,	, ;	TERMIN	AL AREA	J1		L	TERMINA	AL AREA	N J5		TERMIN	AL AREA	12		TERMIN	AL AREA	J7
	PIN	SIGNAL	PIN	SIGNAL		PIN	SIGNAL	PIN	SIGNAL .	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
	$\overline{}$	AISYLIVN	50	BRBB .	1	-1	ÄISYLIVN	50		1	AISYLIVN	50	BRBS	١,		50	AIAY00VN
	2	A1AX60VN	51	A1AY5VN		2	A2AX3VN	51		2	AIAX60VN	51.	ATAY5VN	1 2	l	51	MISAI
	l .a	M25A13	52	BRA10	}	1 3	AISYLOVN	52	A2AX00VN	3	MOSA13 .	52	BRAIO	-3		52	A1AY30VN
٠.	1 7	ATAX3VN	53	AIAYIVN	ì	ننا	A2AX60VN	53		4	ATAXEVN	53	ALAYIVN '	4		53	MISA7
•	5	AISYLOVN	54	BRB14		1 5	A2SYLIVN	54		5	AISYLOVN	54	BRB 14	5		54	
	نة ا	AIMCL	55	AIAY00VN		هٔ ا	AIAX3VN .	55		6	AIMCL	55	A1AY00VN	6	BRA7	55	
	Ιź	M2SA11	56	BRA14	. *	Ιž		56	A I AX 30VN	1 7	MOSATI	56	BRA14	1 7	BRA 10	56	A2AY0VN
	l 8	AIMCN	57	A1AX00VN		l is	AIAX60VN	57		8	AIMCN	- 57	A1AX00VN	В	1	57	BRA4
	١٠	M2SA2	5B	BRB12		١٠	A2SYLOVN	58	AIAX00VN	9	MOSA2	58	BRB12	9	MOSAB	58	A2AY30VN
	10	ATINHSV	59	A1AY30VN		10		59		10	ATINHSV	59	AIAY30VN	10		59	M0SA13
	111	A1AX40VN	60	BRA12		Lii		. 60	A2AX70VN ·	1 ii	ATAX40VN	60	BRA 12	111	M2SA10	60	A IAY 10VN
	12	M2SYNCV	61	AIAX70VN		12	AZAX 40VN	61	A2INHSV	1 12	MOSYNCY	61	AIAX70VN	·   i2	AIAY6VN	61	
	1. 13 -	M2SA1	62	BRBIO	١.	13	, ,	62	A1AX70VN	13	MOSA1	62	BRB10	1 13		62	AJAYOVN
	14	SIG-RET	63	ALAYIOVN	1	14	A2AX4VN	63	M2SYNCV	14	SIG-RET	63	AIAYIOVN	1 14	MOS A7	63	
	15	AIAX4VN	64	BRB2	ł	15		64	A2AXIVN	15	AIAX4VN	64	BRB2	15		64	A2AY7VN
	16	SIG-RET	65	AIAXIVN	٠.	1 16	A IAX 40VN	65	A2RDMV	16	SIG-RET	65	AIAXIVN	16	A2AY5VN	65	MOSA2
	17	M2SA4	66	BRA2		17		66	AJAXIVN	17	MOSA4	66	BRA2	12	M2SA7	66	A JAY7VN
	l ia	AIRDMYN	67	AJAYOVN -		l is	BRB6	67	AIRDMV	18	AIRDMVN	67	ALAYOVN	18		67	
	19	A1AX2VN	68	BRB4		19	EDOX	68	AZAX50VN	19	Alax2VN	68	BRB4	19	M2SA3	68	A2AY10VN
	20	V3	69	AIAX50VN		20	A2MCL -	69	MOSYNCV	20	V3	69	ATAX50VN	20	AIAY5VN	69	MOSAI
	21	MZSA8	70	BRA4	ļ	21		70	M3SYNCV	21	MOSAB	70	BRA4	21	71713111	70	AIAY20VN
	22	AIRDMY	71	ED2X		22	A IAX4VN	71	MISYNCV	22	AIRDMV	71	EDOX	22	M2SA5	71	M25A1
	23	AIAX20VN	72	BRB6		23	FDOY	72	MISTING	23	AIAX20VN	72	BRB6	23	MZSAS	72	AZAYZOVN
	24	A1M20ID	73	A1M20	l	24	A IAX2VN	73	ATINHSV	24	AIM20ID	73	A1M20	24	A1AY50VN	73	M2SA2
•	25	M2SA5	74	BRA6		25	TO TO THE TOTAL TO	74	Allianat	25	MOSA5	74	BRAG	25	M3SA3	74	A2AY2VN
	26	AIM20ID	75				AZAXZVN	75	ED3Y	26		75	MOTCY	26	A2AY6VN	75	M25A11
	27	M25A3	76	M2TCV BR87		26 27	EDIX	76	A IAX50VN	27	A1M20ID M0SA3	76	BRB7	27	M3SA5	76	AIAYZVN
	28	VI	77			28	A2AX20VN	1 77	ATAXOVIN		WUSA3	77	EDOY	28	M33A3	77	AIAIZVIN
	29	M2SA7	78	EDŻY BRA7			AZAXZUVIN	78		28		78	BRA7	29	ŀ	78	A1AY4VN
	30	V5	79	AIAY20VN		29	A2AX 10VN	79	A I BRAOVN (B)	29 30	MOSA7	79		30		79	AIATAVIS
		ATAXZVN	80			30	EDIY	80 .	A I BRAUVIN (D)		V5		AIAY20VN	31	MQSA3	80	A1AY40VN
	31	PWR-RET	81	BRB5 AJAY7VN	l *	31	A IAX 20VN	81	A2RDMVN	31	A JAX7VN PWR-RET	80	BRB5 AJAYZVN		AZAY50VN	81	AIAT NOVIN
							AIAXZUVIN	82		32		81		. 32		82	42477001
	33	M2SA10 PWR-RET	82	BRAS AJAYZVN	١.	33	A IAXZVN	83	A2AX6VN A1BRBOVN(pc)	33	MOSA 10	82	BRA5 A1AY2VN	33	M3SA10 AIAYIVN	82	AZAY4VN M0SA4
		AIAXIOVN	83	BRB3	1	34	ED2X	84		34	PWR-RET	83			MOSA5	83	A2AY40VN
	35	BRA13	85		1	35 36	A IAX IOVN	85	A2AX5VN	35 36	AIAXIOVN.	84 85	BRB3	35 36	A2AYIVN	85	AZA 1 4UVIN
	36 37	M2SA14	86	A1AX6VN BRA3	1	36	A IAX IUVIN	86	AIRDMVN	36	8RA13	86	BRA3	37	M2SAB	86	M25A13
	38	BRB13	87	BRAJ AIAY4VN	ı		BRA3	87	A IAX5VN		M05A14	87	AIAY4VN	38	AIAY70VN	87	BRAII -
	38	AIAXOVN	88	BRBI	l	38	EDZY	88	AIMCN	38	BRB13		BRBI	38	A IAT/UVIN	88	MOSAII
	40	BRAIL	89			39	A2AX7VN	89	L'IWCN		AVOXALA	88		40	4.74 V.70V.A.	89	. II MCOM
		M2SA6		AIAY40VN	l	40	MZAXZVN		******	40	BRATI	89	ATAY40VN		AZAY70VN	90	00413
	41	BRB11	90	BRAT	l l	41	BRAS .	90	THERM3	41	MOSA6	90	BRAI	41	2000	91	BRA13 BRA1
	42	AIAX30VN	91	AIAY60VN	l I	42	ED3X	91	A 18RAOV(CC)	42	BRB11	91	AIAY60VN	42	BRAS	92	
				A I BRAOV (CC)	1	43	A1AXOVN		A IAX6VN	43	A1AX30VN	92	A I BRAOV (CC)	43	1	93	A1AY60VN
	44	BRA9	93	AIAX5VN	1	44	AIAXOVN	93	A 1BRBOV (A)	44	BRA9	93	AIAXSVN	44	MISA10	93	4.24 V.TV.A.
	45	M25A12	94	A I BRAOVN (A)	ı	45		94	THERM4	- 45	MOSA 12	94	A1BRAOVN(A)	45	MISA2	94	A2AY3VN
	46	BRB9	95	AIAY3VN	ı	46 .	A2AX30VN	95		46	BRB9	95	A1AY3VN	46	MOSA10		BRA2
	47.	M25A9	96	AIAY50VN	1	47	AIMCL	96		47	MOSA9	96	A1AY50VN	47	MISAI3	96	AZAY60VN
	48	BRA8	97	A1M20	l	48 -	A2AX0VN			48	BRA8	97	A1M20	48	A2AY00VN	98	M2SA4
	49_	Alay6VN	98	AIAY70VN	j	49	<del></del>	98		49	AIAYSVN	98	ATAY70VN	49		T 48	A IAY3VN

Figure 10-45. Memory Distribution Panel, Schematic Diagram (Sheet 4)

SIGNAL	ORIGIN	SIGNAL	ORIGIN	SIGNAL	ORIGIN
A	A1A13-A	AX10VN	A5A7-B	A1N	A1A19-A
AB	MIMIO-A	AX20N	A1A19-B	A1V	A5A12-B
ABN		AX20VN	A5A7-B	A2	A1A19-B
ACC0	A1A5-A	AX30N	A1A19-B	A2AN	
ACCON		AX30VN	A5A7-B	A2N	
ACC1	A1A10-B	AX40N	A1A19-B	A2V	A5A12-B
ACC1N	711,110 D	AX40VN	A5A7-B	A3	A1A19-A
ACC1V	A4A7-A	AX50N	A1A19-B	A3AN	
AIO	A1A5-A	AX50VN	A5A7-B	A3N	ļ
AION	11110 11	AX60N	A1A19-B	A3V	A5A12-B
AI1	A1A10-B	AX60VN	A5A7-B	A4	A1A19-B
AIIN		AX70N	A1A19-B	A4AN	
AIIV	A4A7-B	AX70VN	A5A7-B	A4N	
AI2	A1A10-B	AYON	A1A19-B	A4V	A5A12-B
AI2N		AYOVN	A5A8-A	A5	A1A19-B
AI2V	A4A7-B	AY1N	A1A19-B	A5AN	1
AI2VN	1 2	AY1VN	A5A8-A	· A5N	
AI3	A1A10-B	AY2N	A1A19-B	A5 V	A5A12-B
AI3N	111110	AY2VN	A5A8-A	A6	A1A19-B
AI3V	A4A7-B	AY3N	A1A19-B	A6AN	
AI3VN		AY3VN	A5A8-A	A6N	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
AI4	A1A10-B	AY4N	A1A19-B	A6V	$\overline{A5A12}$ -B
AI4N		AY4VN	A5A8-A	A7	A1A19-A
AN	A1A13-A	AY5N	A1A19-B	A7AN	ļ ·
AND	A1A10-A	AY5VN	A5A8-A	A7N	
ANDN		AY6N	A1A19-B	A7V	A5A12-A
AV	$A\overline{4A9}$ -A	AY6VN	A5A8-A	A8	A1A19-A
AVN		AY7N	A1A19-B	A8AN	
AX0N	A1A19-A	AY7VN	A5A8-A	A8N	
AX0VN	A5A7-A	AY00N	A1A20-B	A8V	A5A12-A
AX1N	A1A19-A	AY00VN	A5A8-B	A9	A1A19-A
AX1 VN	A5A7-A	AY10N	A1A20-B	A9N	
AX2N	A1A19-A	AY10VN	A5A8-B	A9PADN	A1A20-B
AX2VN	A5A7-A	AY20N	A1A20-B	A9V	A5A12-A
AX3N	A1A19-A	AY20VN	A5A8-B	_	
AX3VN	A5A7-A	AY30N	A1A20-B	В	A1A10-A
AX4N	A1A19-A	AY30VN	A5A8-B	BD	A1A8-A
AX4VN	A5A7-A	AY40N	A1A20-B	BDN	<u> </u>
AX5N	A1A19-A	AY40VN	A5A8-B	BN	A1A10-A
AX5VN	A5A7-A	AY50N	A1A20-B	BOT1	A4A11-A
AX6N	A1A19-A	AY50VN	A5A8-B	BOT2	
AX6VN	A5A7-A	AY60N	A1A20-B	вотз	A 1 A 1 C A
AX7N	A1A19-A	AY60VN	A5A8-B	BRA0	$A1\overline{A16}-A$
AX7VN	A5A7-A	AY70N	A1A20-B	BRAON	A = 1 A
AX00N	A1A19-B	AY70VN	A5A8-B	BRAOV	A5A6-A
AX00VN	A5A7-B	A1 AN	A1A19-A	BRA0VN	Λ <u>ε</u> Δ.
AX10N	A1A19-B	A1AN		BRA1	A5A9-A

Figure 10-46. Signal Origin List (Sheet 1 of 8)

SIGNAL	ORIGIN	SIGNAL	ORIGIN	SIGNAL	ORIGIN
BRA1N	A5A9-A	BRB8N	A5A10-B	DATAV	External
BRA2	1	BRB9	A5A11-B	DIN	
BRA2N	<u>.                                    </u>	BRB9N	Ţ .	DLD31B	A1A5-A
BRA3	A5A9-B	BRB10	A5A10-A	DLD44B	
BRA3N	1	BRB10N	Ī	DL31	$A1\overline{A7}-A$ ,
BRA4	A5A9-A	BRB11	A5A10-B		A1A10-B
BRA4N	1	BRB11N	Ī	DL31SA	A1A5-A
BRA5	$A5\overline{A9}$ -B	BRB12	A5A11-B	DL44	A1A7-A,
BRA5N		BRB12N	1	1 1	A1A10-B
BRA6	$A5\overline{A1}1-A$	BRB13	A5A10-B	DL44SA	A1A5-A
BRA6N	1	BRB13N	1	DMA	A1A16-A
BRA7	$\overline{A5A9}$ -A	BRB14	A5A11-B	DMAN	A1A14-A
BRA7N	1	BRB14N	1	DMAVN	A5A12-A
BRA8	A5A9-B	BRB14P	·	DMB	A1A16-B
BRA8N	1	BO1	A4A11-B	DMBN	A1A14-A
BRA9	A5A11-A	BO1A	A4A12-B	DMBVN	A5A13-B
BRA9N	]	BO1N	A4A11-B	DM0	A1A14-A
BRA10	$A5\overline{A9}-A$	BQ1P	A4A12-B	DM1	1
BRA10N	1	BO2	A4A11-B	DM2	
BRA11	$A5\overline{A9}-B$	BO2A	A4A12-B	DM2N	
BRA11N		BO2N	A4A11-B	DM3	
BRA12	$A5\overline{A1}1-A$	BO2P	A4A12-B	DM3N	
BRA12N	<u></u>	BO3	A4A11-B	DSS	A1A20-A
BRA13	A5A9-B	BO3A	A4A12-B	DSSN	1
BRA13N	1_	BO3N	A4A11-B	DS1	
BRA14	A5A11-A	BO3P	A4A12-B	DS1M	1
BRA14N				DS1MN	
BRA14P		C	A1A10-A	DS1N	
BRBO	A1A16-B	CBRN	A1A11-B	DS2	
BRBON		CBRVN	A5A13-A	DS2M	
BRBOV	$A5\overline{A5}-A$	CD	A1A8-A	DS2MN	
BRBOVN		CDN		DS2N	
BRB1	A5A10-A	CDS	A1A11-A	DS3	A1A20-A
BRB1N		CDSN		DS3N	
BRB2		CDSV	A5A15-A	DS4	
BRB2N		CKP	A1A11-B	DS4N	
BRB3	A5A10-B	CKPN		DTM	A1A7-A
BRB3N		CLTR	A1A11-A	DTMN	
BRB4	A5A10-A	CLTRN	·	DTMV	A4A14-B
BRB4N	<u>,                                    </u>	CN	A1A10-A	DTMVN	
BRB5	A5A10-B	CNC	A1A15-B	DUPDN	A1A14-A
BRB5N	A = 1	CNCN	\	DUPIN	
BRB6	A5A11-B	COC			
BRB6N	A 5 A 10 A	COCN	<u> </u>	EAC	A1A16-A
BRB7	A5A10-A	CST	A1A15-A	EADM	
BRB7N	A = A 1 0 D	CSTN	External	EADMN	
BRB8	A5A10-B	CSTV	A5A5-B	<u> </u>	

Figure 10-46. Signal Origin List (Sheet 2)

SIGNAL	ORIGIN	SIGNAL	ORIGIN	SIGNAL	ORIGIN
EAIM	A1A16-A	G1V	A4A7-A	IMBVN	A5A13-B
EAIMN		GIVN	<u>-</u>	IM0	A1A14-A
EAM		G2	. A1A13-A	IM1	1
EAMV	A5A6-A	G2N		IM2	
EAP	A1A17-A	G2V	A4A13-A	IM2N	
EAPN	A1A16-A	G2VN	A4A7-A	IM3	
EBC	A1A16-B	G3	A1A13-A	IM3N	
EBDM	i l	G3N		INHBS	A1A15-A
EBDMN	i	G3V	A4A13-A	INHBSV	A5A5-B
EBIM		G3VN	A4A6-A	INT	A1A12-A
EBIMN	i	G4	A1A13-A	INTA	1
EBM		G4N	111111	INTAN	
EBMV	A5A5-A	G4V	A4A8-B	INTB	
EBP	A1A17-B	G4VN		INTBN	
EBPN	A1A16-B	G5	A1A13-A	INTCV	External
EDAC	A1A16-A	G5N		INTN	A1A12-A
EDACN		G5 V	$\overrightarrow{A4A8}$ -A	INTV	A4A6-B
EDBC	A1A16-B	G5 VN	A4A13-A	ISS	A1A20-A
EDBCN		G6	A1A13-A	ISSN	1
EDmX	A6AMA1A1	G6N		IS1	}
EDmY	$A6A\overline{M}A5A1$	G6V	$\overline{A4A6}$ -A	IS1 N	
EIAC	$A1A\overline{16}-A$	G6VN		IS2	
EIACN		G7	A1A13-A	IS2N	
EIBC	A1A16-B	G7N		IS3	
EIBCN	_1_	G7V	$A\overline{4A9}$	IS3N	
EMDN	A1A8-A	G7VN	A4A6-A	IS4	
ESD	A1A8-B			IS4N	
ESDN		HALTV	External	i	•
ESDV	A4A14-A	HOP	A1A12-A	JBN	A1A12-B
ESDVN	<u> </u>	HOPC1	A1A14-B	ļ	
EXM	A1A12-A	HOPC1N	<u> </u>	K1	A1A7-B
EXMD	A1A20-B	HOPC1V	A5A12-A	K1N	
EXMDN		HOPN	A1A12-A	K2	
EXMN	AIA12-A	HOPV	A4A5-A	K2N	<del></del>
EXMV	A4A6-B	HOY	A1A7-A	1	
EXMVN	<del></del>	HOYN	4446 5	MAO	A1A15-B
FOR	41410 4	HOYV	A4A13-B	MAOV	A5A6-B
FCD	A1A12-A	HOYVN	A1A14 D	MBO	A1A15-B
FMDN	A1A8-A	HP1	A1A14-B	MBOV	A5A6-B
FSA	A1A16-A	HP1N		MD0	A1A5-A
FSAN	A1A16-B	TNEA	A1 A10 A	MD0N	A1A7-B
FSB	WIWID-B	IMA IMAN	A1A16-A A1A14-A	MD1 MD1N	ATA1-B
FSBN	<del></del>	IMAVN	A1A14-A A5A12-A	MD1N MD2	
G1	A1A13-A	IMB	A1A16-B	MD2N	1
G1N	TIVIO-W	IMBN	AIAI6-B AIAI4-A	MD2N MD2V	A4A14-B
GIN		TATELA	VIVIA-V	IVID2 V	ATALT-D

Figure 10-46. Signal Origin List (Sheet 3)

SIGNAL	ORIGIN	SIGNAL	ORIGIN	SIGNAL	ORIGIN
MD3	A1A7-B	MmEDIY5	A6AMA7A1	MmLEX7	A6AMA1A2
MD3N	1	MmEDIY6	T I	MmLEY0	A6AMA5A1
MD4		MmEDIY7	<u> </u>	MmLEY1	ī
MD4N		MmEDI0	A6A <u>M</u> A1A1, 2	MmLEY2	1 1
MD5		MmEDI1	1	MmLEY3	•
MD5N		MmEDI2		MmLEY4	i
MD6		MmEDI3		MmLEY5	
MD6N		MmEDI4		MmLEY6	ŀ
MD7		MmEDI5		MmLEY7	\\
MD7N		MmEDI6		MmLIX0	A6AMA1A2
MD7V	A4A14-B	MmEDI7		MmLIX1	Ī
MFF	A1A15-B	MmHEY0	A6AMA5A1	MmLIX2	
MFFN	A1A14-A	MmHEY1	<u> </u>	MmLIX3	
MFFVN	A5A13-B	MmHEY2		MmLIX4	l l
MOP	A1A15-A	MmHEY3		MmLIX5	
MR0	A1A5-A	MmHEY4		MmLIX6	
MR0N		MmHEY5	j	MmLIX7	<u> </u>
MR1	A1A9-A	MmHEY6		MmLIY0	A6AMA5A1
MR1N	1	MmHEY7	i	MmLIY1	1
MR1 V	A4A9-B	MmHIY0	i i	MmLIY2	) )
MR1 VN	1 .	MmHIY1		MmLIY3	
MR2	A1A9-A	MmHIY2		MmLIY4	
MR2N		MmHIY3		MmLIY5	
MSS	A1A15-A	MmHIY4		MmLIY6	
MSSN	A1A14-A	MmHIY5		MmLIY7	
MSSVN	A5A13-A	MmHIY6		MmRDP1	A6A <u>M</u> A6A1
MSVB1	A1A4-A	MmHIY7	<u> </u>	MmRDP2	1 1
	A4A3-A	MmINH1	A6AMA7A1	MmRDP3	
	A5A3-A	MmINH2	1	MmSA1	A6AMA3A1
MSVB2	A1A4-A	MmINH3	{	MmSA2	$A6A\overline{M}A3A2$
	A4A3-A	MmINH4		MmSA3	$A6A\overline{M}A3A1$
1 1	A5A3-A	MmINH5		MmSA4	$A6A\overline{M}A3A2$
MTT	A1A15-A	MmINH6		MmSA5	$A6A\overline{M}A3A1$
MTTN	A1A14-A	MmINH7		MmSA6	$A6A\overline{M}A3A2$
MTTVN	A5A13-A	MmINH8		MmSA7	$A6A\overline{M}A3A1$
MZO	A1A15-A	MmINH9		MmSA8	A6AMA3A2
MZON	A1A14-A	MmINH10		MmSA9	$A6A\overline{M}A3A1$
MZOVN	A5A13-A	MmINH11		MmSA10	$A6A\overline{M}A3A2$
MmCRX	A6AMA1A1	MmINH12		MmSA11	$A6A\overline{M}A3A1$
<u> </u>	$A6A\overline{M}A1A2$	MmINH13		MmSA12	A6AMA3A2
MmCRY	$A6A\overline{M}A5A1$	MmINH14		MmSA13	$A6A\overline{M}A3A1$
MmEDEX	A6AMA1A2	MmLEX0	A6AMA1A2	MmSA14	$A6A\overline{M}A3A2$
MmEDEY	A6AMA5A1	MmLEX1			ru Core Array
MmEDIY0	$A6A\overline{M}A7A1$	MmLEX2		MmSL14A	
MmEDIY1		MmLEX3		MmSL1Bth	'u
MmEDIY2		MmLEX4	1	MmSL14B	404754044
MmEDIY3		MmLEX5		MmSTROB	$A6A\underline{M}A6A1$
MmEDIY4		MmLEX6	<u> </u>	MmSTRP1	Ĭ,
L		L	for channel 1 onl	MmSTRP2	

Figure 10-46. Signal Origin List (Sheet 4)

	RIGIN	SIGNAL	ORIGIN	SIGNAL	ORIGIN
	AMA6A1	M6SYNC	A1A16-A	PAO9	A1A17-A
MmS0E0 A6	$\overline{AMA1A1}$	M6SYNCV	A5A6-A	PAO10	
MmS0E1	1 1	M7SYNC	A1A16-B	PAO11	
MmS0E2		M7SYNCV	A5A5-A	PAO12	
MmS0E3				PAR	$A1\overline{A11}-B$
MmS0E4		NU	A1A5-A	PARN	
MmS0E5		NUN		PARV	A5A15-A
MmS0E6	1			PAV	A4A8-A
MmS0E7	\ \ \	oc	A1A14-B	PAVN	A4A8-B
MmS0I0		OCN		PB	A1A13-B
MmS0I1		OP1	$A1\overline{A12}-A$	PBE1	A1A17-B
MmS0I2		OP1N		PBE2	1 1
MmS0I3		OP1V	$A4\overline{A5}$ -B	PBE3	
MmS0I4	Ì	OP1VN		PBE4	
MmS0I5		OP2	A1 <del>A12</del> -A	PBE5	
MmS0I6		OP2N		PBE6N	
MmS0I7		OP2V	A4A5-B	PBN	AIA13-B
MmS1E0	1	OP2VN		PBO1	A1A17-B
MmS1E1		OP3	A1A12-A	PBO2	
MmS1E2		OP3N		PBO3	,
MmS1E3		OP3V	$A\overline{4A5}$ -B	PBO4	
MmS1E4		OP3VN		PBO5	
MmS1E5	l l	OP4	$A\overline{1}\overline{A}\overline{12}$ -A	PBO6	
MmS1E6	1 . 1	OP4N		PBO7	
MmS1E7	- 1 - 1	OP4V	$A\overline{4A6}$ -B	PBO8	.
MmS1I0		OP4VN		PBO9	
MmS1I1				PBO10	
MmS1I2		P	A4A12-B	PBO11	
MmS1I3		PA	A1A13-B	PBO12	
MmS1I4		PAD	A1A20-B	PBV	A4A8-A
MmS1I5		PADN		PBVN	A4A8-B
MmS1I6		PAE1	A1A17-A	PC	A1A13-B
MmS117	AMA6A1	PAE2		PCN	, 110
1 1111111111111111111111111111111111111		PAE3		PCV	A4A8-A
<b>I</b>	IA16-A	PAE4		PCVN	A4A8-B
	5A6-A	PAE5		PDD	A1A11-B
1	IA16-B	PAE6N	A1A10 D	PDDN	A1A10 D
	5A5-A	PAN	A1A13-B	PIO	A1A12-B
<b>I</b>	IA16-A 5A6-A	PAO1	A1A17-A	PIOV	A4A5-A A4A12-B
		PAO2 PAO3		PN POD	A4A12-B A1A11-B
	IA16-B 5A5-A	PAO3		PODN	WIWII-D
	IA16-A	PAO4 PAO5		PODN	A4A12-B
	5A6-A	PAOS PAO6		PPN	ATALLED
	IA16-B	PAO6 PAO7		PPN	A1A5-A
1	5A5-A	PAO7		PQRN	AIA A
MIDDING V AC	0110-II	1700		I WILL	

Figure 10-46. Signal Origin List (Sheet 5)

SIGNAL	ORIGIN	SIGNAL	ORIGIN	SIGNAL	ORIGIN
PR	A1A5-A	Q4	A1A9-A	SBRYN	A1A11-B
PRN		Q4N		SBRYV	A5A13-A
PR0	A1A9-B	Q5		SBRZ	A1A11-B
PR0N	1	Q5N		SBRZN	- j
PR0V	A4 <del>A9-</del> B	Q6		SBRZV	A5A15-A
PR0VN	1 1	Q6N		SG1	A1A8-B
PR1	A1A9-B	Q7		SG1N	1
PR1N		Q7N		SG2	
PR2	1	Q8		SG2N	
PR2N		Q8D	A1A10-A	SHF	$\overline{A1A12}$ -B
PR2V	$A4\overline{A9}$ B	Q8DN		SHFV	A4A5-A
PR2VN		Q8N	$A1\overline{A9}$ -A	SIG RET	External
PR3	A1A9-B	Q8V	A4A9-A	SINK	A1A15-A
PR3N		Q9	A1A7-A	SINKN	
PR4		Q9N		SLD	
PR4N		•		SLDN	
PR5		R	A4A12-A	SMDN	$A\overline{1A8}-A$
PR5N	1	RAC	A1A10-A	SN	A4A12-A
PR6		RACN		SRTR	A1A11-A
PR6N		RD	$A\overline{1}\overline{A}\overline{1}\overline{5}-A$	SRTRN	
PR7		RDM	A1A15-B	SS	A1 <del>A18</del> -A
PR7N		RDMN		SSF	A1A12-B
PR8		RDMV	$A5\overline{A6}$ -B	SSFSN	_1
PR8N		RDMVN		SSN	A1 <del>A18</del> -A
PR9	1 1	RDV		STMD	
PR9N		RECN	$A1\overline{A15}-B$	STMDN	
PR10		RED	A1A14-B	STO	A1A11-B
PR10N	<u></u>	REDN		STON	A1A12-B
PWR RET	External	REI		STOVN	A4A5-A
P1N	A1A7-A	REIN		STP	A1A5-A
P1VN	A4A13-B	RN	$A\overline{4}\overline{A}\overline{12}-A$	STPN	
P2N	A1A7-A	RP		SV	A4A12-B
P2VN	A4A13-B	RPN	<u> </u>	SVN	
P3N	A1A7-A	RUN	A1A15-A	SYLC1	A1 <u>A15</u> -A
P3VN	A4A13-A	RUNN	A E A E D	SYLC1N	A = 1 = =
	A 4 4 1 0 A	RUNV	$A5\overline{A5}-B$	SYLC1V	A5A6-B
Q	A4A12-A	RUNVN	A 4A10 A	SYLON	A1A15-A
QN	A4A12-B	RV	A4A12-A	SYLOVN	A5A5-B
QP QPN	A4A12-D	RVN	<b>—</b>	SYL1N	A1A15-A
QPN Q1	A1A9-A	s	A4A12-A	SYL1VN	A5A6-B
Q1N	VIVA-W	SAPO	A4A12-A A1A12-B	SYNC	A1A15-B
Q2		SBRX	A1A12-B A1A11-B	SYNCN S4	A1A19-A
Q2N		SBRXN	AIAII-D	54   S4N	VIVIA-W
Q3		SBRXV	A5A13-A	Sau	
Q3N	j j	SBRY	A1A11-B	TA	A1A19-B
<b>4</b> 021			1111111-D	'^	AIAIJ-D

Figure 10-46. Signal Origin List (Sheet 6)

SIGNAL	ORIGIN	SIGNAL	ORIGIN	SIGNAL	ORIGIN
TAN	A1A19-B	TR6N	A1A18-B	V4MOD1	External
TBC	A1A13-B	TR6V	A5A14-B	V4MOD2	1
TBCN		TR7	A1A18-B	V4MOD3	
TBCV	A4A8-B	TR7N		V4MOD4	
TBR	A1A11-B	TR7V	A5A14-A	V4MOD5	
TBRN		TR8	A1A18-B	V4MOD6	
TBRV	A5A13-A	TR8N		V4MOD7	
TER	External	TR8V	A5A14-A	V5	
TFD	A1A8-B	TR9	A1A18-B	V5MOD1	
TFDN	1	TR9D	1	V5MOD2	
TFDV	A4A14-A	TR9DN		V5MOD3	
TFDVN		TR9N		V5MOD4	
THERM1	A4A11-B	TR9V	A5A14-A	V5MOD5	
THERM2		TR10	A1A11-A	V5MOD6	ı.
TIME	A1A15-B	TR10N		V5MOD7	
TIMEN	1 . 1	TR10V	A5A14-A	V20	
TLC		TR11	A1A11-A		
TLCN		TR11N		WDA	A1A3-A
TLCV	$A5\overline{A5}$ -B	TR11V	A5A14-A	WF	
TM	A1A7-A	TR12	A1A11-A	WN	
TMDN	A1A8-A	TR12D	j l	W1	1
TMN	A1A7-A	TR12DN		W2	
TMV	A4A14-B	TR12N	<del></del>	W3	
TMVN		TR12V	A5A15-A	W4	
TR1	A1A18-A	TR13	A1A11-A	<b>W</b> 5	
TR1D	· 1	TR13N		W6	
TR1DN		TR13V	$A5\overline{A14}-A$	W7	
TR1N		TRS	A1A11-A	W8	
TR1V	A5A14-B	TRSN		,	
TR2	A1A18-A	TRSV	A5A15-A	XDA	A1A3-A
TR2N		TRSVN		XF	i
TR2V	A5A14-B	TTL	A1A12-B		
TR3	A1A18-A	TTLN		XN	}
TR3D	1 1	TTLV	A4A6-B	X1	
TR3DN		TTT	A1A11-B	X2	ļ
TR3N	<u> </u>			X3	
TR3V	A5A14-B	UACCO	A1A10-B	X4	[
TR4	A1A18-B	UTR	ا لين	X5	[
TR4N		UTRV	A4A7-B	<b>X</b> 6	
TR4V	A5A14-B	l'		X7	[
TR5	A1A18-B	VOY	A1A7-A	X8	
TR5N	1 1 1	VOYN			4445
TR5V	A5A14-B	VOYV	A4A13-B	YDA	A1A3-B
TR6	A1A18-B	VOYVN		YF	
TR6D	] ]	V1	External	YN	
TR6DN		V3		Y1	<u> </u>

Figure 10-46. Signal Origin List (Sheet 7)

SIGNAL	ORIGIN	SIGNAL	ORIGIN	SIGNAL	ORIGIN
Y2 Y3 Y4 Y5 Y6 Y7 Y8	А1А3-В	ZDA ZDHN ZDLN ZER ZERN ZF ZN	A1A3-B A1A8-A	Z1 Z2 Z3 Z4 Z5 Z6 Z7 Z8	A1A3-B

Figure 10-46. Signal Origin List (Sheet 8)

Refer to Back Panel Lists for the Saturn V Launch Vehicle Digital Computer. (Supplied under separate cover.)

Refer to Back Panel Lists for the Saturn V Launch Vehicle Digital Computer. (Supplied under separate cover.)

Refer to Back Panel Lists for the Saturn V Launch Vehicle Digital Computer. (Supplied under separate cover.)




Figure 10-50. Computer, Rear View




Figure 10-51. Terminal Block Pin Identification; Channels 1, 4, and 5

## COMMENT SHEET

Your comments will help improve the publication. Please comment on the usefulness and readability of this publication. Suggest additions and deletions, and indicate any specific errors or omissions. The completed comment sheets should be forwarded to the following address:

Manager
Department 913
IBM Corporation
Space Guidance Center
Owego, N. Y.

Volume No.	Section No.	Page No.
Comment:		
Signature		
Volume No.		
Comment:		
·		
Signature		
Volume No.	Section No.	Page No.
Comment:		
Signature		
A J.J.		
		<u></u>

.

Volume No	Section No.	Page No
Comment:		
		-
Signature		
Address		
-		
Volume No.		· -
Comment:		
<u> </u>		
		<del> </del>
Signature		
A 11		
A 11		
A 11		
Address		
A 11		
Address  Volume No.		Page No
Address  Volume No.	Section No.	Page No
Address  Volume No.	Section No.	Page No
Address  Volume No.	Section No.	Page No
Address  Volume No.	Section No.	Page No
Address  Volume No.	Section No.	Page No
Address  Volume No.  Comment:	Section No.	Page No

.

Volume No.	Section No.	Page No
Comment:		
Volume No.		
Comment:		
<del></del>		
Signature		
والمنادي والمناد المناد	و المستقد و المنظم المنظمين و المار و المار و المستقد و المنظمين و	
Volume No.	Section No.	Page No.
_		
<del></del>		
Cimatura		
Address		
	•	